

### FPGA Implementations of SPRING And Their Countermeasures against Side-Channel Attacks

#### Hai Brenner<sup>1</sup>, Lubos Gaspar<sup>2</sup>, Gaëtan Leurent<sup>3</sup>, Alon Rosen<sup>1</sup>, François-Xavier Standaert<sup>2</sup>

<sup>1</sup> Interdisciplinary Center, Herzliya, Israel <sup>2</sup> Crypto group, Université catholique de Louvain, Louvain-la-Neuve, Belgium <sup>3</sup> Inria, EPI SECRET, Rocquencourt, France

haibrenner@gmail.com, lubos.gaspar@uclouvain.be, gaetan.leurent@inria.fr, alon.rosen@idc.ac.il, fstandae@uclouvain.be





- Introduction to SPRING PRF
- Unprotected hardware implementation
- Countermeasures against side-channel attacks
  - Fully masked solution
  - Hybrid solution

### Introduction to SPRING PRF

### **Function Description**

SPRING is Subset-Product with Rounding over a RING

$$F_{a,s}(x_1, \dots, x_k) = B\left(a \cdot \prod_{i=1}^k s_i^{x_i}\right)$$

- a, s<sub>i</sub> a vector of polynomials in polynomial ring R = Z<sub>q</sub>[x]/(x<sup>n</sup> + 1) (all coefficients in [0, q − 1]).
- Input k bits.
- B- a rounding function, coefficient-wise.

# Rounding [BPR'12]

#### Idea:

Generate errors deterministically by rounding  $\mathbb{Z}_q$  to "sparse" subset (e.g.  $\mathbb{Z}_p$ ). Let p < q and define  $\lfloor x \rfloor_p = \lfloor (p/q) \cdot x \rfloor \mod p$ 



- <u>Interpretation</u>: rounding discards low-order bits of coefficient.
- <u>Claim</u>: We infer hardness of SPRING by reduction from LWE (Learning With Errors) – NP hard problem.

### **Concrete Function Parameters**

$$F_{a,s}(x_1, ..., x_{64}) = BCH\left( [a \cdot \prod_{i=1}^{64} s_i^{x_i}]_2 \right)$$

- Highly optimized parameters:
  - q = 257
  - Polynomial degree n = 128 (security parameter)
  - k = |x| = 64
  - B- rounding to  $\mathbb{Z}_2$  (whether coefficient smaller than q/2 or not)
  - Dual-BCH (ECC) w/ parameters [128,64,22] reduces output bias.
  - CTR mode (amortized computation of consecutive subset-products).

# **Optimizations for SPRING**

- Optimizing subset product:  $a \cdot \prod_{i=1}^{64} s_i^{x_i}$ 
  - FFT Instead of regular multiplication

 $a \cdot s_1^{x_1} \cdots s_{64}^{x_{64}} = F^{-1} (F(a) \otimes F(s_1)^{x_1} \otimes \cdots \otimes F(s_{64})^{x_{64}})$ 

 $\otimes$  is point-wise multiplication.

- Pre-compute F(a), F(s<sub>i</sub>)
- Replace F(a), F(s<sub>i</sub>) entries w/ discrete logs → multiplications replaced by point-wise additions.
- Subset sum modulo q − 1 = 256. Simply ignore carry of the most significant bit → modulo operation "for free".
- Convert back discrete logs to polynomial coefficients w/ 256 entries LUT.

# **Optimizations for SPRING (continued)**

Some other optimizations:	
	Gray-Code
• Dual-BCH code:	counter
<ul> <li>Simple &amp; efficient ECC.</li> </ul>	0000
Just compute syndrome of result w/ dual of	0001
<ul> <li>depending polynomial of code</li> </ul>	0011
generating polynomial of code.	0010
<ul> <li>simply just 29 shifts and xors.</li> </ul>	0110
	0111
CTP mode: (Gray, Code)	0101
• CTR mode. (Gray-Code)	0100
<ul> <li>Amortized computation of subset-sum.</li> </ul>	1100
<ul> <li>Update subset-sum with only a single add/subtract</li> </ul>	1101
key element to previous computation each round.	1111
	1110
	1010
	1011
	1001
	1000

Unprotected hardware implementation

## Top level architecture (for Xilinx Virtex 6 FPGA)

- Arithmetic op. mod q = 257 and exponent arithmetic op. mod q - 1 = 256
- Exponents associated with FFT coefficients stored in True Dual Port RAM (KMEM)
- Subset-sum computed on 8 entries in parallel
- Exponents transformed to coeffs. using LUTs
- FFT<sub>128</sub> + Rounding performed in 36 clock cycles
- Next Subset-sum computed in parallel with FFT<sub>128</sub>



# Construction of FFT<sub>128</sub>

- FFT<sub>128</sub> processes 16 coefficients in parallel
- FFT<sub>128</sub> composed of: 2x FFT<sub>64</sub> sequential units, 8x FFT<sub>2</sub> combinatorial units
- FFT<sub>64</sub> is implemented using FFT<sub>8</sub> and a register
- FFT<sub>64</sub> processes 8x8 matrix of coefficients
- FFT<sub>64</sub> units also include matrix transpose and constant multiplications





# Decomposition of FFT<sub>8</sub>

- Combinatorial
- Processes 8 coefficients in parallel
- 3 layers of FFT<sub>2</sub> and multiplications by constant powers of root of unity.  $\omega = 139$ .  $\omega^{16} = 4$
- Constant multiplications implemented as bit rotations around 9-bit word
- FFT<sub>2</sub> contains: 9-bit combinatorial adder and substractor mod q = 257





## Cost evaluation & timing results

• Synthesized for Xilinx Virtex 6 FPGA

#### Size

- FFT unit occupies 76% of SPRING area
- Constant multipliers inside FFT are the most expensive (69% of FFT)
- SPRING occupies only 4% of FPGA resources

#### Speed

Evaluation in only 40 clock cycles

Units	Slices	BRAM (36kb)
KMEM	0	2
Subset sum	16	0
Exp2Coef	128	0
FFT <sub>128</sub> total	1258	0
ightarrow 2x FFT <sub>8</sub>	210	0
$\rightarrow$ 2x FFT REG + transpose	110	0
$\rightarrow$ 2x Mult. $\Omega^{i.j}$	496	0
$\rightarrow$ 1x Mult. $\omega^{k.l}$	378	0
$\rightarrow$ 8x FFT <sub>2</sub>	64	0
Rounding + REG	32	0
ВСН	189	0
Control logic	27	0
SPRING - TOTAL	1650	2

### Cost and performance comparison

- 33x faster than Lapin
- 10x faster than Spring on Intel Core i7

	Algorithm	Туре	Datapath	LUT	FF	BRAM	DSP	F <sub>max</sub> <sup>a</sup>	Cycles
	SPRING	PRF	128/144b	7292	294	2x36k	0	91.7	40
J	Lapin <sup>1</sup>	Auth.	128b	742	140	6x36k	0	140.3	1332
	Comp-LWE <sup>2</sup>	PKE	N/A	1879	1142	3x18k	1	250.0	13287 <sup>b</sup>
ſ	AES-LUT <sup>3</sup>	PRP	128b	933	399	10x18k	0	674.0	11
I	AES-COMB <sup>3</sup>	PRP	128b	2335	535	0	0	218.6	11
	AES-COMB <sup>3</sup>	PRP	32b	467	976	0	0	315.1	58
	SPRING <sup>4</sup> PRF         64b         Software implementation						<u>-</u>	392	

<sup>1</sup> L. Gaspar, G. Leurent, FX. Standaert: Hardware Implementation and Side-Channel Analysis of Lapin, CT-RSA'14

- <sup>2</sup> S.S Roy, F. Vercauteren, N. Mentens, D.D. Chen, I. Verbauwhede: Compact Ring-LWE based Cryptoprocessor, ePrint 2013/866
- <sup>3</sup> Crypto group, UCL, Louvain-la-Neuve, Belgium
- <sup>4</sup> Software implementation on Intel Core i7 Ivy Bridge
- <sup>a</sup> Maximum frequency is denoted in MHz
- <sup>b</sup> Number of clock cycles for encryption only

Countermeasures against side-channel attacks

# Fully masked SPRING

- Key exponents masked by additive shares
- Subset sum (linear)
- Exp2Coef additive masking is changed to multiplicative masking
- MM2AM Sync step. Exchange between shares. Regain additive shares
- FFT (linear)
- Masked rounding rounding is highly nonlinear. Complex sync with exchanges.
   Generates Boolean shares.
- BCH (linear)



#### Note:

- + Additive sharing
- x Multiplicative sharing
- ⊕ Boolean sharing

# Fully masked SPRING - cost

	Basic operations					Random	Total # of slices			
	ADD	MUL	INV	MUX2	XOR	bits	d=2	d=3	d=4	d=5
Msk. Refresh	d-2	0	0	0	0	8(d-1)	3	5	6	7
MM2AM	d-2	3d <sup>2</sup> -2d	d	0	0	8(d <sup>2</sup> -1)	527	1353	2551	4121
Msk. round	3d-2	0	0	256d	d-1	266d-257	1321	1409	1473	1894

Coordination between parties:

- Expensive resources
- Slow: <u>clock cycle increase quadratically with number of shares</u>
- Requires lot of fresh randomness
- Fits into FPGA, but not practical

## Partially masked SPRING - idea

- After subset sum computation, <u>diffusion</u> of secret key is complete
- Fast: clock cycles increase linearly with number of shares
- Next, it is sufficient to protect other units only against Simple Power Analysis (SPA)
- <u>Shuffling</u> the state is efficient countermeasure:
  - Shuffling 8 rows provide 8! = 40320 execution permutations → sufficient against SPA
  - Shuffling implementation size is negligible (only adds 24 slices)
  - Has no impact on performance



### Conclusions

### Conclusions

#### The SPRING PRF

- Simple algebraic structure
- Highly parallelizable and easy to mask

#### Unprotected SPRING

- First SPRING hardware implementation
- Compact and very fast

#### Fully masked implementation

- Complexity of frequent masking is a limiting factor
- Used area and random bits increase <u>quadratically</u> w/ # of shares.

#### Partially masked implementation

- Only subset sum is masked (necessary protection against DPA)
- The rest is shuffled (sufficient protection against SPA)

### Thank you for attention!

