

#### Power Analysis Using Low-Cost Hardware: Lab Setup & Simple Targets CHES 2013 Tutorial

Colin O'Flynn & Dr. Zhizhang (David) Chen. Dalhousie University, Nova Scotia, Canada.

# **Three Hours of Fun\***

#### Hour 1: Background

- 1. Fundamentals of SCA using Power Channel
- 2. Why is it so expensive, let's make it Cheap
- 3. Introduction to Capture Hardware
- 4. Attacking Practical Systems
- 5. H-Field Probes, Amplifiers, Differential Probes
- 6. Introducing ChipWhisperer Software
- 7. Scripting CW-Capture

#### Hour 2: Practical Examples

- 1. Initial Attacks: What should you do?
- 2. Simple Serial Example
- 3. SmartCard Example
- 4. CW-Capture & CW-Analyzer Tutorial
- 5. Advanced Trigger Modes
- 6. Interfacing to MATLAB

Hour 3: More advanced topics, modifying, hacking

- 1. Using SASEBO-W as Capture Platform
- 2. Adding your own modules to CW-Capture
- 3. Overview of the FPGA Code
- 4. Questions, Extra Material

\*Not guaranteed to be fun









Thanks to funding providers!





Ha SEDE CHANNEL Ш















a share the state of the second second 

# **Using Power Measurement**



Input F Plaintext		Hyp. K	Hyp. Key = 0			Hyp Result		Hyp HW		
0100 (4) 0		0000	0000 (0)			0100 (4)		1		
)111 (	Input Plaint	ovt	Hyp. Key=1			Hyp Result		Hyp HW		
)010 (	0100	(4)	0001 (1)			0101 (5	0101 (5)		2	
)001 (	0111	/ Inpu	t	Hyp. Key			Hyp Res	sult	Hyp HW	
) 0000 (	0010	, Plair	ntext				5.			
0110 ( 0101 ( 00	0010	(1010)	O (4)	0010 (2)			0110 (6	5)	2	
	0001 ( 0000 ( 0110 (	(1)	1(7)	0010 (2)			0101 (5	5)	2	
		(001)	0(2)	0010 (2)			0000 ((	)	0	
		((	1 (1)	0010 (2)			0011 (3	3)	2	
	0101	(5 000	(-)	0010(2)				2) 2)	1	
				0010(2)				-)	1	
		OTTO	J (0)	0010(2)			0100 (2	+) - \	T	
		0103	1 (5)	0010 (2)		0111 (7		()	3	

In Sections 3.2.2 and 3.2.3 we found that the matched filter provides the maximum signal-to-noise ratio at the filter output at time t = T. We described a correlator as one realization of a matched filter. We can define a *correlation receiver* comprised of M correlators, as shown in Figure 4.7a, that transforms a received waveform, r(t), to a sequence of M numbers or correlator outputs,  $z_i(T)$  (i = 1, ..., M). Each correlator output is characterized by the following product integration or correlation with the received signal:

$$z_i(T) = \int_0^T r(t)s_i(t) dt \qquad i = 1, \dots, M$$
(4.15)

The verb "to correlate" means "to match." The correlators attempt to match the incoming received signal, r(t), with each of the candidate prototype waveforms,  $s_i(t)$ , known a priori to the receiver. A reasonable decision rule is to choose the waveform,  $s_i(t)$ , that *matches best* or has the *largest correlation* with r(t). In other words, the decision rule is

> Choose the  $s_i(t)$  whose index corresponds to the max  $z_i(T)$  (4.16)

e.g. From "Digital Communications" by Bernard Sklar

#### **Original Paper:**

North, DO. (1943). "An analysis of the factors which determine signal/noise discrimination in pulsed carrier systems"









## WHY IS IT SO EXPENSIVE?



Author	Work	Year	Scope	Cost (Used, 2013)
Dario Carluccio	Electromagnetic Side Channel Analysis Embedded Crypto Devices	2005	Infiniium 5432D MSO	\$8000
Youssef Souissi et al.	Embedded systems security: An evaluation methodology against Side Channel Attacks	2011	Infiniium 54855	\$20 000
Dakshi Agrawal et al.	The EM Side-Channel(s)	2003	100 MHz, 12 bit	\$1000
F.X. Standaert et al.	Using subspace-based template attacks to compare and combine power and electromagnetic information leakages	2008	1 GHz bandwidth	\$7500



Target: Atmel AVR Running AES in C (avr-crypto-lib)



Target: Atmel AVR Running AES in C (avr-crypto-lib)



# **SASEBO-GII Example**















### **Phase Shift**





# What if using a regular scope?

- Can hack scope to output sampling timebase, run D.U.T. from this clock or derived from this clock
- Some scopes tell you time between trigger & first sample, use this to upsample, shift offset, and downsample traces

- Agilent calls this 'XOffset' parameter

 Sample at highest possible rate & downsample yourself

ک COUTSITION CH U WAVEFOR 25 25 



See "A Case Study of Side-Channel Analysis using Decoupling Capacitor Power Measurement with the OpenADC" by Colin O'Flynn & Zhizhang Chen



# **OpenADC Features (ADC Board)**

- 105 MSPS, 10 bits (can be overclocked)
- Low Noise Amplifier (LNA) for adjustable -5 to +55 dB gain
  - $-\sim$ 120 MHz input bandwidth
- Transformer input for higher bandwidth (500MHz+)
- Clock Input



### **ChipWhisperer Capture v2**


### **ChipWhisperer Capture v2**





#### **Other FPGAs?**



## Modules available for FPGA

#### Base System:

- Cypress EZ-USB FX2 Interface (USB 2.0 high-speed)
- FTDI FT2232H Interface (USB 2.0 high-speed)
- Serial Interface (slow)
- Main registers + register interface
- **Clock Generator:** 
  - Phase Adjust
  - Clock routing
  - Phase-locked 4x generator
  - Phase-unlocked variable generator (NOT DONE YET)
  - Target clock generator

#### Triggers:

- Routing Module
- Basic Trigger Module
- I/O Pattern Trigger Module
- Correlation Trigger Module (NOT DONE YET)

#### Interfaces

- Serial Interface (8-N-1 fixed baud rate)
- SmartCard Module (basic messages only)
- Universal Serial Interface (BETA)

## **Base System**

#### **Clock Generator**



WARNING: Confirm clocks LOCKED before operating...

## Using the DCM (Phase Adjust)

- DCM provides a phase locked reference.
- Variably adjust the phase of the signal passing through this block to sample at a specific moment relative to the external clock edge.
- The DCM block provides a 1x and 4x clock

- Input Range: 5 250 MHz (-2 speed grade)
- Output Range (1x output): 5 250 MHz

## **Using CLKGEN**

- CLKGEN block provides a clock synthesis, which can generate a range of frequencies from either the external or system clock. (NB: Not Complete)
- Be warned the CLKGEN block provides no phase reference between the input and output.

- CLKGEN Output: 5-333 MHz (-2 speed grade)
- CLKGEN Input: 0.5 333 MHz (-2 speed grade)

## **Total Clocking System**



### **PLL Input**



CDCE906

PROGRAMMABLE 3-PLL CLOCK SYNTHESIZER / MULTIPLIER / DIVIDER

#### FEATURES

- High Performance 3:6 PLL based Clock Synthesizer / Multiplier / Divider
- User Programmable PLL Frequencies
- EEPROM Programming Without the Need to Apply High Programming Voltage
- Easy In-Circuit Programming via SMBus Data Interface
- Wide PLL Divider Ratio Allows 0-ppm Output Clock Error
- Generates Precise Video (27 MHz or 54 MHz) and Audio System Clocks from Multiple Sampling Frequencies (f<sub>8</sub> = 16, 22.05, 24, 32, 44.1, 48, 96 kHz)
- Clock Inputs Accept a Crystal or a Single-Ended LVCMOS or a Differential Input Signal
- Accepts Crystal Frequencies from 8 MHz up to 54 MHz
- Accepts LVCMOS or Differential Input Frequencies up to 167 MHz
- Two Programmable Control Inputs [\$0/\$1, A0/A1] for User Defined Control Signals
- Six LVCMOS Outputs with Output Frequencies up to 167 MHz
- LVCMOS Outputs can be Programmed for Complementary Signals
- Free Selectable Output Frequency via Programmable Output Switching Matrix [6x6] Including 7-Bit Post-Divider for Each Output
- PLL Loop Filter Components Integrated
- Low Period Jitter (Typ 60 ps)
- Features Spread Spectrum Clocking (SSC) for Lowering System EMI
- Programmable Center Spread SSC Modulation (±0.1%, ±0.25%, and ±0.4%) with a Mean Phase Equal to the Phase of the Non-Modulated Frequency

 Programmable Down Spread SSC Modulation (1%, 1.5%, 2%, and 3%)

SCAS814H-NOVEMBER 2005-REVISED DECEMBER 2007

- Programmable Output Slew-Rate Control (SRC) for Lowering System EMI
- 3.3-V Device Power Supply
- Commercial Temperature Range 0°C to 70°C
   Development and Programming Kit for Easy
- PLL Design and Programming (TI Pro-Clock™)
- Packaged in 20-Pin TSSOP

#### TERMINAL ASSIGNMENT

PW PACKAGE (TOP VIEW)

S0/A0/CLK_SEL S1/A1 Vcc GND CLK_IN0 CLK_IN1 Vcc GND SDATA SCLOCK	10 2 3 4 5 6 7 8 9 10	T\$\$OP 20 Pitch 0,65 mm 6.6 x 6.6	20 19 18 17 16 15 14 13 12 11		Y5 Y4 V <sub>CCOUT</sub> GND Y3 Y2 V <sub>CCOUT</sub> GND Y1 Y0	r2
				-		

#### DESCRIPTION

The CDCE906 is one of the smallest and powerful PLL synthesizer / multiplier / divider available today. Despite its small physical outlines, the CDCE906 is flexible. It has the capability to produce an almost independent output frequency from a given input frequency.

The input frequency can be derived from a LVCMOS, differential input clock, or a single crystal. The appropriate input waveform can be selected via the SMBus data interface controller.

## **Trigger Routing**



## Use of AND/OR

## Interfaces

## **ChipWhisperer Capture Rev2**

Bidirectional voltage translators for monitoring/controlling DUT



Programming interface for DUT (only supports AVR/XMEGA DUT for now)

Expansion header for glitching + other stuff

Colin O'Flynn

Hardware

PSU supports up to LX75 Modules

f

REU: 6JUNE2013 coflynn@neuae.com

+/- 8V + 3V for Differential Probe + Low Noise Amplifier



### WHY HAVE A STANDARD?

#### • Accessible, Open Hardware

- Easily modifiable for special probes
- Beyond side-channel, can be used for glitch attacks
- High Performance
- Accessible, Open Software
  - Easy to get new participants quickly "up to speed"

#### ATTACKING PRACTICAL SYSTEMS

## **Getting the Clock**





O'Flynn, C. and Chen, Z. Synchronous Sampling and Clock Recovery of Internal Oscillators for Side Channel Analysis. Cryptography ePrint Archive Report 2013/294

## Varying Clocks



Fig. 5. Results of a CPA attack on a device with oscillator frequency randomly varying between 4.5 MHz–12.7 MHz on each encryption, and no trace synchronization being performed.

OFlynn, C. and Chen, Z. Synchronous Sampling and Clock Recovery of Internal Oscillators for Side Channel Analysis. Cryptography ePrint Archive Report 2013/294

#### **Internal Oscillators**



©Flynn, C. and Chen, Z. Synchronous Sampling and Clock Recovery of Internal Oscillators for Side Channel Analysis. Cryptography ePrint Archive Report 2013/294



Fig. 6. Clock Recovery Block Diagram.

O'Flynn, C. and Chen, Z. Synchronous Sampling and Clock Recovery of Internal Oscillators for Side Channel Analysis. Cryptography ePrint Archive Report 2013/294





O'Flynn, C. and Chen, Z. Synchronous Sampling and Clock Recovery of Internal Oscillators for Side Channel Analysis. Cryptography ePrint Archive Report 2013/294

### **Clock Recovery**



Fig. 7. Recovery of 1.3 MHz Internal RC Oscillator on KeeLoq single-chip hardware.

## **Trigger Timing**

	Intronix LogicPort Lo	ogic Ana	lyzer - C	:\E\Docu	ments\a	academic	\sidechannel\priva	te_git∖my	_ideas\2013_cloo	ckrecovery\a	lock_tran:	sition.LPF					
F	ile Options Setup	Acquis	ition V	/iew He	elp												
6	🗃 🗋 📕 🖨	<b>***</b>	t Z	8   🕨	P	= <b>T</b>	1010	<b>← →</b>	→   € C		🕜 🛛 Bul	fer Position:					
	Sample Rate	•	-) 5M	Hz 🔻			Logic Threshold	•	1.60v		Pre-Trigg	ger Buffer 🔹	• 14%		Measurement	A Source 💌	CLK1 👻
	*	H	1	۲					•	4	III			+	4		•
	Signal	Wire ID	Wire Status	Pattern A	Edge A	Cursor A	-8m <del>s</del>	-6ms	-4ms		-2ms	T+53	B.Gms	+2ms	+4ms	+6ms	+8ms
	D ata0	DO	н	×	ļ	1							П				
	Data1	D1	L	X		0											
•	+Smart Card Example				•	10h	A7h	$\rightarrow$	5h - 5Eh	BCh		76h )-( C	0h		{	9Fh }{ 1	10h
11																	

## **Does Sample Rate = Clock Rate?**

• Makes life easier... but

 A single point may be enough (especially for hardware crypto)



## MAGNE TIC Field Probes

> Optical Measurements

 System Components > Power Supplies

> Broadband Amplifiers

& Rohde&Schwa		
	International [change location] > Sitemap > Home	
Products Technologies	Service & Support   Careers   News & Events   About	
Products	Products > Test & Measurement > Signal & Spectrum Analyzers	
> Test & Measurement	R&S <sup>®</sup> HZ-15 Probe Set	٨
<ul> <li>Aerosnace &amp; Defense</li> </ul>	for E and H near-field emission measurements with test receivers and spectrum analyzers	iook S
> Microwave	Key Facts Details Downloads	rade
> Wireless	Locati	cation
Communications Testers & Systems	Key Facts > Natio	lation
<ul> <li>Oscilloscopes</li> </ul>	> Sales	ales
> Signal & Spectrum		EIVICE
Analyzers	Contac	ntact
<ul> <li>Signal Generators</li> </ul>	> Prod	rodur
<ul> <li>Network Analyzers</li> </ul>	> Cont	contac
> Drive Test Tools	Special, electrically shielded magnetic field probes	ustor
<ul> <li>EMC &amp; Field Strength Test Solutions</li> </ul>	Probe tips adapted to near-field measurement     Hinh-resolution measurements	edne
<ul> <li>Power Meters &amp; Voltmeters</li> </ul>	Easy-to-determine magnetic field orientation     Easy-to-determine magnetic field orientation     Easy operation and handling	slo
<ul> <li>Audio Analyzers</li> </ul>	> EDA	DAS
> Modular Instruments	> R&SeFSC Spectrum Analyzer	
<ul> <li>VIGEU &amp; LV GERIELAUIS &amp; Analyzers</li> </ul>	> R&S@FSH4/R&S@FSH8 Spectrum Analyzer	
<ul> <li>Broadband Amplifiers</li> </ul>	R&S@FSH3/R&S@FSH18 Spectrum Analyzer	



#### Length of Semi-Rigid cable with SMA Connectors (\$3 surplus) can be turned into a simple magnetic loop:



#### Wrap entire thing in non-conductive tape (here I used self-fusing + polyimide) to avoid shorting out anything:



#### **Additional References**

#### **Probing the Magnetic Field Probe**

By Roy Ediss, Philips Semiconductors, UK.

#### Introduction

Commercial and handcrafted probes similar to those shown in Figure 1 are commonly used in EMC diagnostic work, but have you ever considered how they operate? The magnetic field probes are made in the form of a loop with an inherent electrostatic shield, generally from 50 Ohm semi-rigid coaxial cable. They vary slightly in configuration and in characteristics, but essentially they are electrically small shielded loop antennas derived from the antennas used since the 1920's for radio communication and direction finding [1,2].



Figure 1. Various shielded loops

#### How they work

Refer to the diagrams of the various H-field loop probes shown in Figure 2. The following explanation can be applied in general to all the probes, but the common probe type 2(a) will be considered. The equivalent circuit diagram is shown as Figure 3, which has numbered location points corresponding to Figure 2(a) [3,4]. An elegant arrangement exists where electric fields may impinge on the outer sheath but are shielded from the inner signal line. A small gap in the outer sheath is however always included, preventing a shorted-turn to magnetic fields.

A magnetic field passing through the probe loop generates a voltage according to Faradays law, which states that the induced voltage is proportional to the rate of change of magnetic flux through a circuit loop. At your law forgunaries a voltage would be induced directly in the internal loop conductor, but the compare shorth is

http://www.compliance-club.com/archive/old\_archive/030718.htm

## **Additional References**

		Y		
2	On	U_	13	
	2	QV	-	
-	/	T	1	
Figure 4.0. Photos forces left to right a without disort.	graph of the keep re the combinished	<ul> <li>The upper su- symmetrical, bat</li> </ul>	e is the EMOC lassed and Mor	laup. Below hitse with and
Table I.I. Advanta	and the former	tame of the lose	land frences	
A good long is sel finitis, into a great (related to the acto picks on a later, as	r sometime to ma todation fortune tion effort), has a ordetade of the si	portio: Sichle and traine and outer collections as the	inter suppose the of the or is topelaser is	o the alertre ter conductor matched and
Stree 1		niation   inquit	un naiching	angétule
ermaetrical Jackarel Martina	Ŧ	+		1 1
has all has as	- 1 - 0 IB			Atio addition
alaset are vasibled	to 30 Il so that /	lis = 0 se − m dl	ß.	
	ement Setup	for the Match	ing Behavio	t
4.7.3 Moasur	MENCHINS	evint is only up	asiliari for fitop 2 30 MHz	motive higher initial by the
4.7.3 Moasur The southering pat interest, analyzer than 63 MHz due	VNA). As this is in all stage	in the michine of	Annual Pr. Sec.	
4.7.3 Measure The scattering par- intwork analyses than 65 MHz das- signal (or one of it	(VNA). An tiste i tot an B <sup>2</sup> stage a harmonice) of a	in the spachine of a local cartillator	hetphan 62 MB	a) – sine neme
4.7.3 Moasur The scattering par- orbererk apply of than 65 MHz due signal (or one of 8	(VNA). An this is to an B' stage a harmonics) of a	in the machine of local contillator	hetpien 67 MB	a – sine nemi

Elke De Mulder: Electromagnetic Techniques and Probes for Side-Channel Analysis on Cryptographic Devices http://www.cosic.esat.kuleuven.be/publications/thesis-182.pdf

# MPLIFIER 1 RF-





## Low Noise Amplifier

## Coaxial Low Noise Amplifier

#### 50Ω 0.1 to 1000 MHz

#### Features

- wideband, 0.1 to 1000 MHz
- · low noise, 2.9 dB typ.
- · protected by US Patent, 6,943,629

#### Applications

- VHF/UHF
- cellular
- small signal amplifier



**ZFL-1000LN+** 

**ZFL-1000LN** 

	CASE STYLE: Y	460	
Connectors	Model	Price	Qty.
SMA	ZFL-1000LN(+)	\$89.95	(1-9)
BRACKET	(OPTION "B")	\$2.50	(1+)
+ RoHS with I	S compliant in a EU Directive (2	accordar 002/95/1	nce EC)

The +Suffix identifies RoHS Compliance. See our web site for RoHS Compliance methodologies and qualifications.

Low Noise Amplifier Electrical Specifications



Assuming we are making a probe, there is no need to purchase the expensive preamplifier offered by that manufacture. Here is a 20 dB amplifier for \$90, it was shown being used in another photo.

#### **Low Noise Amplifier**

ZFL-1000LN GAIN



a static de la seconda de alterrativa de la dela de la seconda de la seconda de la seconda de la seconda de la

#### **Even Cheaper...**

#### **BGA2801**

MMIC wideband amplifier

Rev. 3 - 19 April 2012

Product data sheet

#### 1. Product profile

#### 1.1 General description

Silicon Monolithic Microwave Integrated Circuit (MMIC) wideband amplifier with internal matching circuit in a 6-pin SOT363 plastic SMD package.

#### 1.2 Features and benefits

- Internally matched to 50 Ω
- A gain of 22.2 dB at 250 MHz increasing to 23.0 dB at 2150 MHz
- Output power at 1 dB gain compression = 2 dBm
- Supply current = 14.3 mA at a supply voltage of 3.3 V
- Reverse isolation > 29 dB up to 2 GHz
- Good linearity with low second order and third order products
- Noise figure = 4 dB at 950 MHz

#### 1.3 Applications

- LNB IF amplifiers
- General purpose low noise wideband amplifier for frequencies between DC and 2.2 GHz

#### 2. Pinning information

Table 1.	Pinning			
Pin	Description	Simplified outline	Graphic symbol	
1	Vcc			
2, 5	GND2		N	
3	RF_OUT		6-  >-3	
4	GND1		1 25	
6	RF_IN	1 2 3	7 h h sym052	

## \$0.60
#### 



#### **Pre-Amplifier**



#### **Pre-Amplifier**



#### DG8SAQ Vector Network Analyzer Software

08/03/2013 2:28:16 PM BGA2801 LNA Example



#### DG8SAQ Vector Network Analyzer Software

08/03/2013 2:30:54 PM BGA2801 LNA Example



# DIFFERENTAL Probe





**Differential Probe** 

From "Side Channel Analysis of AVR XMEGA Crypto Engine" by Ilya

## V = I R

# i.e. say signature was 0.2 mA, shunt was 75 ohms 0.0002 x 75 = 0.015 = 15 mV

# COMMON-MODE NOISE







Customers Also Bought...

🕂 Share | 📈 🔰 🕅 0

#### BE A CHEAPSKATE!









## **Brief Notes**

- The AD8129 must have supply voltages with at least about 1.3V of headroom.
- -VS can be connected to ground (using jumper), and you only need to supply a single positive voltage.
  - COULD NOT use this on a shunt in the ground path, since the lowest common mode voltage it could measure is around 1.3V.
  - ChipWhisperer provides +/-8V Rails

#### **Brief Notes**

Adjust resistor R3. If you start with the resistor at one extreme, you will see the output start at some fixed limited voltage. This is the op-amp trying to drive the output beyond what it is capable of. Typically this will be either around 1V or VCC-1V (e.g.: if powering from 5V, you'll see around 4V at the output). You want to adjust resistor R3 until the output is half-way between the two voltage supplies of the differential amplifier chip.

- If +VS is 5V and -VS is 0V (GND), this means you want the output to be around 2.5V
- If +VS is 7V and -VS is 0V (GND), this means you want the output to be around 3.5V
- If +VS is 5V and -VS is -2V, this means you want the output to be around 1.5V

#### DECOUPLING CAPACITOR MEASUREMENT





#### **Decoupling Capacitor Measurement**



0402 Capacitor on SASEBO-GII



#### **Decoupling Capacitor Measurement**



# **Decoupling Capacitor Measurement**



# CHIP WHISPERER

Listen to your Inner Hardware

#### **INTRODUCING CHIPWHISPERER**

www.ChipWhisperer.com GIT Repository for tools shown here GIT Repository for hardware designs Mailing List for discussion Wiki for Documentation Tools Licensed via GPL-V3 (aggressively enforced)

## Design "Principles"

- Avoids forcing users into a corner
  - Can run tools from a script (no need to use GUI)
  - Can export data to MATLAB or anything else (no need to use my format)
  - Supports various other hardware

# Why Python?

- Easy to understand/modify
- Good scientific libraries (scipy/numpy)
- Cross-Platform (Linux/Mac/Windows)
- Simple GUI programming
- Scriptable & Can use Interpreter
  - Will demonstrate how useful for debugging
- Good support for interfacing to other languages
  - Write high-performance code in C, send data to MATLAB, etc

#### **CW-Capture v2 Features**



## **CW-Capture v2 Features**

- Supported Scopes:
  - OpenADC via SASEBO-W (\$\$\$)
  - ChipWhisperer Rev2 Capture HW (\$\$\$)
  - Avnet LX9 Microboard (\$)
- Supported Targets:
  - PC/SC SmartCard Readers
  - System Serial Port
  - ChipWhisperer-specific extensions (incl. SASEBO-W)
  - SASEBO-GII Board

### **CW-Analyzer V2 Features**

neral	A service of	e x	Waveform Display 6
arameter	Value	_	x Y X Y Y Y X X
Iraces	<u>^</u>	100	
Points	0		
Traces	0	- 2	
Freetrocessing		53	a sa ka
Steps	0		
Attack	· ·		
Module	CPA		0.1
Rost Processing	CFA		0-
Post-Processing			bata
Result Collection	7645		-0.1-
Input Irace Plo Facility	ot.	5	and the first method is the first from a first of the second states of the second states and the
Starting Tra	ere 0		
Ending Trac	ce 8	- 6	-0.3-
Starting Poi	int 0	5	
Ending Poir	nt 2496	5	-0.4-
Redrau			
Kediav	v j		
			Samples
Seneral Preprocess	sing Attack Postprocessing Results		Results Table Output vs Point Plot Waveform Display
bug Logging			é
ta <mark>ck</mark> Started			

Plot saved traces including performing averaging, FFTs



#### **CW-Analyzer V2 Features**

	indows Help	
Attack		B × Output vs Point Plot 5
Parameter	Value	
Attack		
Hardware Model		
Crypto Algorithm	AES-128 (8-bit)	0.8
Key Round	first	0.6-
Power Model	HW-VCC	
Take Absolute		
Attacked Bytes		
All Off		
All On		
Byte 0		
Byte 1	<b>V</b>	
Byte 2		-0.0
Byte 3		-0.8-
Byte 4		
Byte 5	V	
Byte 6		Samples
Byte 7		
Byte 8		

Run attack(s), plot outputs in different formats. Include/exclude bytes in plot. Narrow down on areas of interest, transfer that back to capture for more efficiency.



### **CW-Analyzer V2 Features**

Results					5 ×	Resu	ilts Table													₽×
Parameter	Č	Value	1)				1	2	3	4	5	6	7	8	9	10	11	12	13	14 ^
Ranked Ta	able					1	9B 0.8407	A5 0.9246	A3 0.8656	14 0.8951	40	32 0.9038	37 0.8070	C8 0.8988	CD 0.8517	06 0.8303	13 0.7739	AA 0.9075	89 0.6661	62 0.9020
Show Use At	osolute Value for F	lank 🔽			5	2	02	5F 0.5429	A2	15	41	33	36	C9 0.5557	CC 0.6497	07	12	AB 0.6482	88	63
Use sir	ngle point for Ran	k 🗐	_	_	5	3	8B 0.4634	B2 0.4666	97	1D 0.4580	B3	EB 0.4672	3F	83	DE 0.4754	18	5A 0 5070	11	B4	90
Plot of Ou Show	rtput vs Time	100	_		5	4	73 0.4516	A4 0.4477	6C 0.4436	EB 0.4334	A0 0.4879	C9 0.4531	9D 0.4450	31 0.4526	71 0.4741	C9 0.4587	E1 0.4643	FD 0.4468	04 0.4391	8B 0.4568
						5	DA 0.4375	B3 0.4459	75 0.4363	F1 0.4268	C9 0.4800	9B 0.4316	46 0.4374	6D 0.4461	1D 0.4680	D5 0.4489	4F 0.4359	B2 0.4435	08 0.4352	A4 0.4389
						6	2F 0.4319	50 0.4426	D7 0.4355	F3 0.4261	C2 0.4799	40 0.4269	6B 0.4337	4F 0.4460	4E 0.4630	54 0.4477	A2 0.4356	83 0.4382	BA 0.4349	47 0.4319
						7	D5 0.4313	CF 0.4355	F7 0.4287	71 0.4194	67 0.4642	34 0.4244	14 0.4278	AE 0.4360	D7 0.4469	5C 0.4461	CD 0.4350	25 0.4339	30 0.4274	16 0.4204
						8	71 0.4293	F9 0.4341	91 0.4240	1F 0.4180	7A 0.4582	08 0.4211	72 0.4270	01 0.4360	35 0.4468	96 0.4433	AC 0.4346	FC 0.4227	C1 0.4266	A3 0.4162
						9	8D 0.4255	C8 0.4310	E1 0.4210	84 0.4165	62 0.4556	2E 0.4202	81 0.4233	54 0.4256	7A 0.4414	D7 0.4416	7F 0.4307	F1 0.4221	EE 0.4211	D5 0.4133
						10	E7 0.4243	6A 0.4298	CE 0.4170	C0 0.4151	8E 0.4499	F7 0.4173	3C 0.4232	45 0.4184	E2 0.4403	A1 0.4306	CA 0.4266	E1 0.4217	82 0.4175	94 0.4098
						11	D7 0.4212	F6 0.4286	2B 0.4153	18 0.4115	1C 0.4420	EA 0.4163	29 0.4217	E8 0.4174	27 0.4372	1A 0.4294	DF 0.4241	2D 0.4196	7F 0.4159	5C 0.4085
						12 ∢	33 0.4185	0A 0.4257	2F 0 /1 28	BB 0.4007	94 0 4 2 7 7	7A 0./150	44 0 /108	53 0.4103	20	B9 0.4200	F8 0.4151	0C 0 /170	83 0 /155	12 0.4067 +
General	Preprocessing	Attack	Postprocessing	Results		Re	sults Tab	e O	utput vs	Point Pl	ot M	/aveform	Display							
Debug Logg	ing				-															₽×

#### Tabular results display.

#### ChipWhispererAnalyzer v2 Software

- Supported Scopes:
  - OpenADC via SASEBO-W (\$\$\$)
  - ChipWhisperer Rev2 Capture HW (\$\$\$)
  - Avnet LX9 Microboard (\$)
- Supported Targets:
  - PC/SC SmartCard Readers
  - System Serial Port
  - ChipWhisperer-specific extensions (incl. SASEBO-W)
  - SASEBO-GII Board



Scop	e S	ettings		ð
Para	am	eter	Value	
		DCIVI LOCKED		-7
		ADC Freq	29.5 MHz	
		EXTCLK Input Freq	7.37 MHz	9
	⊿	CLKGEN Settings		
		Input Source	system	5)
		Multiply	2x	5
		Divide	/2	5
		TargetDivide	/4	9
		DCM Locked	<b>v</b>	5
cw	Ex	tra		
4	cw	/ Extra Settings		
	⊿	Trigger Pins		
		Front Panel A		5
		Front Panel B		5
		Target IO1 (Serial TXD)	<b>V</b>	5)
		Target IO2 (Serial RXD)	<b>V</b>	5
		Target IO3 (SmartCard Serial)		5
		Target IO4 (Trigger Line)		5
		Collection Mode	AND	5
		Trigger Module	Digital Pattern Ma	5
		Trigger Out on FPA	<b>V</b>	5
		Clock Source	Target IO-IN	5

Python Console
<pre>&gt;&gt;&gt; self <chipwhisperercapture.chipwhisperercapture 0x057b0940="" at="" object=""> &gt;&gt;&gt; self.scope <scopes.openadc.openadcinterface 0x057c5b70="" at="" object=""> &gt;&gt;&gt; t = 2</scopes.openadc.openadcinterface></chipwhisperercapture.chipwhisperercapture></pre>
>>>
Python Console Script Commands Debug Logging

- Access/change ANYTHING in running program!
- Load new/experimental modules without proper interface

Script Commands

['OpenADC', 'Trigger Setup', 'Total Samples', 24573] ['OpenADC', 'Clock Setup', 'ADC Clock', 'Source', 'CLKGEN x1 via DCM'] ['CW Extra', 'CW Extra Settings', 'Trigger Pins', 'Front Panel B', False] ['CW Extra', 'CW Extra Settings', 'Trigger Pins', 'Target IO1 (Serial TXD)', False] ['CW Extra', 'CW Extra Settings', 'Trigger Pins', 'Target IO2 (Serial RXD)', False] ['CW Extra', 'CW Extra Settings', 'Trigger Pins', 'Target IO3 (SmartCard Serial)', False] ['CW Extra', 'CW Extra Settings', 'Trigger Pins', 'Target IO4 (Trigger Line)', False] ['CW Extra', 'CW Extra Settings', 'Trigger Pins', 'Collection Mode', 'OR'] ['CW Extra', 'CW Extra Settings', 'Clock Source', 'Front Panel A'] Script Commands

Python Console

Debug Logging

- - Keeps a record of your clicks, used in scripting

	Skipped firmware de Skipped FPGA dowr OpenADC Found, C WARNING: Respon	ownload load onnecting se too short (len=32):	3850687C7AAF687	720FFBF1255F103850
--	---	--	-----------------	--------------------

Random output goes here (or to command line)
## Waveform Display Toolbar



## Waveform Display Toolbar



## **Using Average Mode**

1. In Colour Menu, Disable auto-increment, set colour to something bland (like yellow)

python		
🗐 Aut	o-Increment P	ersistant Colours
Color:	Yellow	<b>_</b>

2. Set Persistence Mode On



#### **Using Average Mode**

3. Right click, enable 'Average'



## **Using Average Mode**

4. Plot a bunch of things.



# **Using Frequency Display Mode**

- 1. Setup display/amplifier as normal, be sure not to have clipping in waveform
- 2. Set appropriate capture length (ideally some power of two: 4096, 16384, some other multiple)
- 3. Enable FFT:



#### **Using Frequency Display Mode**



#### **SCRIPTING CW-CAPTURE**

# Why Script?

- Clicking is boring, error-prone
- Drive CW-Capture from other software
- Easy method of exchanging settings

File Project Tools Windows Help	
(Ē)	
General Settings	日 × Capture Waveform (Channel 1) 日 2 日 1 日 1 日 1 日 1 日 1 日 1 日 1 日 1 日 1
Parameter Value	
Scope Module ChipWhisperer/OpenADC	
Target Module SASEBO GII	5
Trace Format DPAContestv3	0.5-
<ul> <li>Key Settings</li> </ul>	0.4-
Encryption Key 2b 7e151628 ae d2 a6 ab f7 158809 cf 4f 3c	
Send Key to Target 🖉	
<ul> <li>Acquisition Settings</li> </ul>	0.1
Number of Traces 3000	
Open Monitor	
Fixed Plaintest	-0.3- V V V
	-0. <del>4</del> -0.5
Scope Settings Target Settings General Settings	u 10 20 30 40 50 70 80 90
Script Commands	Ϋ́ Φ
[OpenAbC-Serial, 'Port, [COM6]] [OpenAbC-Serial, 'Port, [COM6] [OpenAbC-Serial, 'Refresh List, None] [OpenAbC, 'Triogar Setup', Total Samples', 24573] [OpenAbC, 'Clock Setup', AbC Clock', Source', 'CLKGEN x1 via DCM'] [OpenAbC, 'Clock Setup', AbC Clock', Source', 'STCLK x4 via DCM'] [OpenAbC, 'Triode Setup', AbC Clock', Source', 'STCLK x4 via DCM']	
[OpenADC, Trigger Setup, Mode, failing edge] [OpenADC, Tains Settino, Settino, 40]	
[Openandory] Clock Setup], ADC Clock, Phase Adjust', 7] ProcessAnd', Clock Setup', ADC Clock, Phase Adjust', 7]	
[Operator, doct setup; Add doct; Friess Aujust; -10] [Operator; Clock Setup], ADC dock; Phase Adjust; -23] From Add doct Setup; -24	
[OpenADC, Gain setung, Setung, Nucl. [OpenADC, Gain Setung, Mode, high]	
[Generic Settings', Acquisition Settings', Hixed Plaintest', Irue] [Conenabot', 'Clock Setting', Abot Clock', Pherice Adjust', 0] Proceederg', 'Abot Setting', 'Morr Chock', Pherice Adjust', 10]	
Corrented or you's treat how officing mark ways, ' - toug [Generic Settings', 'Arcuisition Settings', 'Number of Traces', 3000] [Generic Settings', 'Arcuisition Settings', 'Number of Traces', 3000] [Cranetic Settings', 'Arcuisition Settings', 'Evol Plainteet' Falses]	
Python Console Script Commands Debug Logging	
Trace 1653 done	

## Important Notes/Restrictions

- Only displays things done in the Parameter tabs
- Other functions (e.g. connecting) require use of Python API

## How the Script Works

- Writing a Python program which calls the ChipWhisperer-Capture API
- Special interface to setting parameters (emulates what you do with mouse)

#Make the application

#### app = cwc.makeApplication()

#If you DO NOT want to overwrite/use settings from the GUI version including

```
#the recent files list, uncomment the following:
```

```
including
#the recent files list, uncomment the following
#app.setApplicationName("Capture V2 Scripted")
#Get main module
capture = cwc.ChipWhispererCapture()
#Show window - even if not used
capture.show()
#NR• Must call processEvents since we aren't
            #NB: Must call processEvents since we aren't using proper event loop
            pe()
              #Call user-specific commands
            usercommands = userScript(capture)
           sercommands.run()
```

app.exec\_() sys.exit()

#### def run(self): cap = self.capture

#User commands here

```
print "***** Starting User Script *****"
cap.setParameter(['Generic Settings', 'Scope Module', 'ChipWhisperer/OpenADC'])
cap.setParameter(['Generic Settings', 'Target Module', 'Simple Serial'])
cap.setParameter(['Generic Settings', 'Trace Format', 'ChipWhisperer/Native'])
cap.setParameter(['Target Connection', 'connection', 'ChipWhisperer'])
```

```
#Load FW (must be configured in GUI first)
cap.FWLoaderGo()
```

#NOTE: You MUST add this call to pe() to process events
pe()

```
cap.doConDis()
 pe()
 * xample of using a list to set parameters. Slightly easier to copy/paste in this format
 Istexample = [['CW Extra', 'CW Extra Settings', 'Trigger Pins', 'Front Panel A', False],
               ['CW Extra', 'CW Extra Settings', 'Trigger Pins', 'Target IO4 (Trigger
  🖬 ne)', True],
               ['CW Extra', 'CW Extra Settings', 'Clock Source', 'Target IO-IN'],
               ['OpenADC', 'Clock Setup', 'ADC Clock', 'Source', 'EXTCLK x4 via DCM'],
['OpenADC', 'Trigger Setup', 'Total Samples', 3000],
               ['OpenADC', 'Trigger Setup', 'Offset', 1500],
               ['OpenADC', 'Gain Setting', 'Setting', 45],
               ['OpenADC', 'Trigger Setup', 'Mode', 'rising edge'],
              #Final step: make DCMs relock in case they are lost
               ['OpenADC', 'Clock Setup', 'Relock DCMs', None],
 pownload all hardware setup parameters
```

ar cmd in lstexample: cap.setParameter(cmd)

Let's only do a few traces

cap.setParameter(['Generic Settings', 'Acquisition Settings', 'Number of Traces', 75])



#### **TARGET PRACTICE**

#### 





## **Original Process Size**

```
Original AVR (\sim1998) = 0.8um
Mega8 (~2000) = 0.5um
Mega163 (\sim 2000) = 0.5 um
Mega128 (~2002) = 0.35um (first 5v 0.35um)
Mega48P (~2007) = 0.35um
Mega48PA (~2011)= 0.18um / 0.12um
(A indicates newer process)
```

http://zeptobars.ru/en/read/how-to-open-microchip-asic-what-inside



Red = AtMega8, Manufactured 2012, Week 51 Yellow = AtMega48A, Manufactured 2011, Week 31 Green = AtMega328P, Manufactured 2013, Week 10



Red = AtMega8, Manufactured 2012, Week 51 Yellow = AtMega48A, Manufactured 2011, Week 31 Green = AtMega328P, Manufactured 2013, Week 10

#### **Other Interesting Devices**

XMega



#### **Building a Simple System**



#### 







#### **Clock Buffer Note**



#### **Special Notes - XTAL**

#### ATmega8(L)

#### **Crystal Oscillator**

- **Or** XTAL1 and XTAL2 are input and output, respectively, of an inverting amplifier which can be configured for use as an On-chip Oscillator, as shown in Figure 11. Either a quartz crystal or a ceramic resonator may be used. The CKOPT Fuse selects between two different Oscillator amplifier modes. When CKOPT is programmed, the Oscillator output will oscillate a full rail-torail swing on the output. This mode is suitable when operating in a very noisy environment or when the output from XTAL2 drives a second clock buffer. This mode has a wide frequency range. When CKOPT is unprogrammed, the Oscillator has a smaller output swing. This reduces power consumption considerably. This mode has a limited frequency range and it cannot be used to drive other clock buffers.
- May get away without buffer... but probably need a buffer chip (any fast CMOS buffer IC should work)
- Better to use later chips (AtMega48/168/328) with explicit clock outputs
- For real systems WILL need to buffer clock, very easy to stop crystal oscillator
  - Keep add-on buffer physically close, minimize extra capacitive loading
  - Figure out which side of XTAL is connected to 'output'



#### **Special Notes – AVCC vs VCC**

#### ATmega8(L)

 $AV_{CC}$  is the supply voltage pin for the A/D Converter, Port C (3..0), and ADC (7..6). It should be externally connected to  $V_{CC}$ , even if the ADC is not used. If the ADC is used, it should be connected to  $V_{CC}$  through a low-pass filter. Note that Port C (5..4) use digital supply voltage,  $V_{CC}$ .





#### 

















#### 2.2uF Ceramic Capacitor

#### +680uF Electrolyctic

+100 ohm series resistor




Set fixed plaintext on "General Settings" tab

# Problems with Synchronous Sampling

- Cannot intuitively 'see' noise like with normal scope
  - Consider using normal scope for initial setup if available
  - Validation of noise-free environment is CRITICAL with synchronous sampling





# **Multi-Target Victim Features**

- Supports AVR, Xmega, SmartCard targets
- Supports AVR/XMega programmer built into ChipWhisperer Rev2 (including MegaCard/FunCard SmartCards)
- Supports external SmartCard reader in passthrough or modify mode
- LNA on-board for using H-Field probe

### SIMPLE SERIAL – EXAMPLE CAPTURE

### **SimpleSerial Protocol**

	Termite 2.9 (by CompuPhase)	J
	COM6 38400 bps, 8N1, no handshake Settings Clear About Close	
	kE8E9EAEBEDEEEFF0F2F3F4F5F7F8F9FA p014BAF2278A69D331D5180103643E99A r6743C3D1519AB4F2CD9A78AB09A511BD	
[	 	

### **SimpleSerial Protocol**

Set key: k00112233445566778899AABBCCDDEEFF\n

Encrypt with software AES: p00112233445566778899AABBCCDDEEFF\n

Encrypt with hardware AES (Xmega target only): h00112233445566778899AABBCCDDEEFF\n

Encryption Response: r00112233445566778899AABBCCDDEEFF\n

Serial Port = 38400, 8N1

# 

### **Building the Hardware**

### **Using Multi-Target Board**



# **Building the Firmware**

- 1. Get WinAVR on Windows, AVR Toolchain on Linux
- 2. Checkout GIT Repository
- 3. Copy avr-crypto-lib into appropriate place
- 4. Run 'make MCU=atmega328p' at
   chipwhisperer\hardware\victims
   \firmware\avr-serial

### **Building the Firmware**

### chipwhisperer\hardware\victims\firmware\avr-serial>make\_MCU=atmega328

### Assembling: ../crypto/avr-crypto-lib/aes/gf256mul.S

avr-grypto-lib/aes/gf256mul.S -o objdir/gf256mul.o

### Linking: simpleserial.elf

avr-gcc -mmcu=atmega328 -I. -gdwarf-2 -DAURCRYPTOLIB -DF\_CPU=7372800UL -Os -funsigned-char -funsigned-bitfields -fpack-s cruct -fshort-enums -Wall -Wstrict-prototypes -Wa,-adhlns=objdir/simpleserial.o -I../crypto/avr-crypto-lib/aes -I../cryp to -std=gnu99 -MMD -MP -MF .dep/simpleserial.elf.d objdir/simpleserial.o objdir/uart.o objdir/aes-independant.o objdir/a es\_enc.o objdir/aes\_keyschedule.o objdir/aes\_sbox.o objdir/aes128\_enc.o objdir/gf256mul.o<u>--output simpleserial.elf -Wl</u> -Map=simpleserial.map,--cref -1m

Creating load file for Flash: simpleserial.hex avr-objcopy -O ihex -R .eeprom -R .fuse -R .lock -R .signature simpleserial.elf simpleserial.hex

Creating load file for EEPROM: simpleserial.eep avr-objcopy -j .eeprom --set-section-flags=.eeprom="alloc,load" 🚿 --change-section-lma .eeprom=0 --no-change-warnings -0 ihex simpleserial.elf simpleserial.eep ¦¦ exit 0

Creating Extended Listing: simpleserial.lss avr-objdump -h -S -z simpleserial.elf > simpleserial.lss

Creating Symbol Table: simpleserial.sym avr-nm -n simpleserial.elf > simpleserial.sym

Size after: AVR Memory Usage

Device: atmega328

2290 bytes (7.0% Full) Program: (.text + .data + .bootloader)

Data: 352 bytes (17.2% Full) (.data + .bss + .noinit) 

end -----

# Selection of Crypto in Use

- **1.** Edit 'Makefile' to select Crypto module
  - 1. NB: Crypto libs NOT included in distribution yet

### Selection of Crypto in Use



### **Programming the Target**

# 

### Validating

### **Capturing Waveform - Normal**

### **Capturing Waveform - Frequency**

ChipWhisperer Capture File Project Tools Wi	/2 - test.cwp and a second sec	• • • • Ø				-
General Settings		🗗 🗙 Capture Waveform	n (Channel 1)			
Parameter     V       Scope Module     Ci       Target Module     Si       Trace Format     Ci       Key Settings     Encryption Key       Encryption Key     24       Send Key to Target     Send Key to Target       Acquisition Settings     Number of Traces       Number of Traces     75       Open Monitor       Fixed Plaintest	alue hipWhisperer/OpenADC mple Serial hipWhisperer/Native 7 e 15 16 28 ae d2 a6 ab f7 15 88 i ]	9 cf · 9 cf · 9 cf · 0.009 0.007 0.005 0.005 0.004 0.003 0.002 0.001 0.001 0.001 0.001			B	hin the net
Scope Settings Target Se	ttings General Settings		0 0.1	0.2 Sampi	0.3 0.4	
Python Console						

### **Capturing Waveform – Diff Probe**

























### SMARTCARD – EXAMPLE CAPTURE

### SmartCard Example Capture

- Note: DCM input frequency should be >= 5MHz
  - SmartCard clock = 3.58 MHz
  - DCM Lock may fail (especially on CW-Rev2 due to clock routing making matters worse, works on SASEBO-W)
  - Instead use 7.37 MHz clock, change baud to 19763
  - ...Or use "EXTCLK Direct", although some bug with external trigger (works OK with advanced trigger)

### 



### SMARTCARD – ADVANCED IO TRIGGER

T	٩Ľ	Y	1		11	hib.	ηı	٩,	2	۲	ηIT		n)	n,	ŀΨ	1	17	11.	ſ	4	Π.			A	1	1	Q.	۹Ņ	"I	T	W.	11	100	'n	lu l	11	44	4	1	h	np	nii i	1	PP P	P.	۳ſ	11		r"	P	10.	100	٩.,	1	1	ha k			PTP	1	1	"11	1			h, b	uh.	HP.	ηŀ		r •¶'	L,	111	e.		11	PPF :	Thu a	L		
1		ľ	11	h	h		ľ	ľ	ł	ľ	M	ĥ	l	ľ	Ņ	W	h	1	١	ľ	M	d	Ń	ľ	NH	¢	P		ľ	P	P	ņ	Ŵ	ľ	h	d	1	ľ	P	d	1	¶∥,	N	ł		1 <sup>1</sup>	İ	ľ	ŀ	l	ł	ľ	h		l III	٩ŋ		d		Ì		h,		ľ	ľ	ĥ	1	ľ	ļ	Ň	1	1	Į,	ı.	ţ	M	ţ.	M	٩.	l III	
	1			1						1			1						1			1						1			I			1			1								ų.							ľ		ľ		u.	Ľ,	1			ľ				ľ	ľ		ľ		1	1			II"	ł.			η		P.	

Cined	Wire	Wire	Pattern	Еdge	Cursor	-12ms		-	Oms		<del>ہ</del> و۔	2		-6m	ŝ			₩¥	\$2	
Ibilgic	₽	Status	∢	A	A	-			L I		_			_			-			_
Data Line	DO	I	×		-		SL									Л		۲		
Trig-Out	D1	_	×		0															
SCard-Trigger	D2	_	×	ţ	0				 											
+Smart Card Example					04h	D9h }	Ų	03h							6	Æ	X	Ę.	占	

### SMARTCARD – FEED THRU

### CWRZ: IN-THE-MIDDLE



### CWRZ: IN-THE-MIDDLE



### Feedthru Features/Notes

- Be VERY CAREFUL not to bridge 5V from Scard onto 3.3V rail (IO translation will work at 5V)
- Option to insert FPGA into data-line for data modification attacks
- Power Signature, Clocks, brought into CW-Rev2




## CW-CAPTURE & CW-ANALYZER TUTORIAL

### **ADVANCED IO TRIGGER**

# **Advanced IO Trigger**

				А	d	və	ino	ce	d	10	TI	rig	gge	er			~
-	Intronix LogicPo	rt Logic	Analyze	r - C:\E\I	Jocume	ents\acad	emic\side	channel\p	orivate_g	it\my_ide	as\2013_c	lockreco	very\clock	ctransition,LPF	,U		
_	File Options Set	up Ac	quisitior	n View	Help				an		w 823		s w ces				
	6 🗋 🛤 🤅	÷.	r R		C		T!	1010	e	→ ← →		<b>e</b> E		Buffer Position:			
_	Sample	Rate	•	50MHz	•			ogic Threst	nold		.60v		<u> </u>	Pre-Trigger Buffer	•	14%	
	4			III	+		4				+			III ]			
_		Wire	Wire	Pattern	Edge	Cursor		400.	<i></i>	200	10	T. 21	074ma	1200.0	.40	0.us	
	Signal	ID	Status	A	A	A	6-9-0	-4000	a- 31 - 1		us.	0.00		a e l e a	- (° 3	i i i	
	Data0	DO	н	X	1	1											
	+RS232 Example				•	1	8	{	1	<del>}</del> +	-{	LF					
	Data1	DI	L	х		U											
		- Anal-mar	CARDee		a di sanati al'anti	Jacksonalla	and the second second	· :	ala alma a	بقرياء والمركز وتعري						_ 0	X
	File Ontions Setun A	cauisition	View H	lein	ademic/sid	aechannery	nivate_git(m	y_ideas\2015		very\clock_tr	ansition.LPF					Constitution of	
-			8   •		TI	[1010 0101	k	J (+)			Buffer Position	n:					
	Sample Rate		5MHz 🔻			Logic Thresh	old 👻	1.60v		Pre-T	rigger Buffer	•	14%	Measuren	nent A Source	- - CLK1 -	1
	*		•		4	-		٠		•	m		۲	•		•	
E	Signal	Wire Wi	re Pattern		Cursor	8ms	-6ms		-4ms	-2ms	T	+538.6ms	+2m	s +4ms	+6	òms +	8ms
=	Data0	DO H	X	1	1								<u>a a a 1</u>				
_	Data1	D1 L	X		0					IDOL 1		DOL 1			( an-	( Hm ))	
	+Smart Lard Example			•	IUN A	<u>./n_/~(</u>		<u>,3n </u> ,(:	<u>080 /-(</u>	BUR / T	<u>_/81_</u>					a <u>v iun v</u>	
						1				11		1					





Notes

2. State RAM = 18 bits. Bit [17] = line state, bits ['6:8] = upper limit, bits [7:0] = ow limit Use single (system) clock. C\_KDIV actually generates CLKEN pulses, not clocks

state=1, upper=512, lower=255 (e.g. all `8 bits 1) incicate 'done', trigger now. 3. Special limits:

upper – 5°1 ind cates should transition to next state immediatly once lowerlimit exceeded

upper = 5'0 ind cates no upper limit, but wait for both lower limit exceeded & IO state change before transitioning

510 for example used for waiting during idle periods, where line MUST be idle for some minimum cleck cycles, and wait for transition



# cap.doConDis() pe()

1

14

'Target IO4 (Trigger Line)', False], 'Target IO4 (Trigger Line)', True], 'Trigger Pins', 'Target IO1 (Serial TXD)', True], 'Trigger Pins', 'Target IO2 (Serial RXD)', True], 'Trigger Pins', 'Target IO2 (Serial RXD)', Tru 'Trigger Pins', 'Target IO4 (Trigger Line)', F 'Trigger Module', 'Digital Pattern Matching'], 'CW Extra Settings', 'Trigger Pins', 'Collection Mode', 'AND'], #Example of using a list to set parameters. Slightly easier to copy/paste in this format 'Front Panel A', False], 'CW Extra Settings', 'Trigger Pins', 'Front Panel A', Fals 'CW Extra Settings', 'Trigger Pins', 'Target IO4 (Trigger I 'CW Extra Settings', 'Clock Source', 'Target IO-IN'], 'Clock Setup', 'ADC Clock', 'Source', 'EXTCLK x4 via DCM'], 'Trigger Out on FPA', True], 'Total Samples', 3000], 'Trigger Setup', 'Mode', 'rising edge'], Final step: make DCMs relock in case they are lost 'OpenADC', 'Clock Setup', 'Relock DCMs', None], 'Trigger Setup', 'Offset', 1500], 'Gain Setting', 'Setting', 45], 'CW Extra Settings', 'CW Extra Settings', 'CW Extra Settings', 'CW Extra Settings', 'CW Extra Settings' for cmd in lstexample: cap.setParameter(cmd) 'Trigger Setup', #Download all hardware setup parameters 'CW Extra', lstexample = [['CW Extra', 'CW Extra', 'CW Extra', 'CW Extra', 'CW Extra', 'CW Extra', 'CW Extra', 'OpenADC', 'OpenADC', 'OpenADC', 'OpenADC', 'CW Extra' 'OpenADC', oa = cap.scope.qtadc.sc cwAdv = CWAdvTrigger() cwAdv.con(oa)

1



clkdivider = CalcClkDiv(oa.hwInfo.sysFrequency(), 38400\*3)[0]

pat = cwAdv.strToPattern("\n")

M H

Ţ.

the second distribution of the latest

#pat = cwAdv.strToPattern("

a contration.

cwAdv.setIOPattern(pat, clkdiv=clkdivider)



# cap.doConDis() pe()

1

14

'Target IO4 (Trigger Line)', False], 'Target IO4 (Trigger Line)', True], 'Trigger Pins', 'Target IO1 (Serial TXD)', True], 'Trigger Pins', 'Target IO2 (Serial RXD)', True], 'Trigger Pins', 'Target IO2 (Serial RXD)', Tru 'Trigger Pins', 'Target IO4 (Trigger Line)', F 'Trigger Module', 'Digital Pattern Matching'], 'CW Extra Settings', 'Trigger Pins', 'Collection Mode', 'AND'], #Example of using a list to set parameters. Slightly easier to copy/paste in this format 'Front Panel A', False], 'CW Extra Settings', 'Trigger Pins', 'Front Panel A', Fals 'CW Extra Settings', 'Trigger Pins', 'Target IO4 (Trigger I 'CW Extra Settings', 'Clock Source', 'Target IO-IN'], 'Clock Setup', 'ADC Clock', 'Source', 'EXTCLK x4 via DCM'], 'Trigger Out on FPA', True], 'Total Samples', 3000], 'Trigger Setup', 'Mode', 'rising edge'], Final step: make DCMs relock in case they are lost 'OpenADC', 'Clock Setup', 'Relock DCMs', None], 'Trigger Setup', 'Offset', 1500], 'Gain Setting', 'Setting', 45], 'CW Extra Settings', 'CW Extra Settings', 'CW Extra Settings', 'CW Extra Settings', 'CW Extra Settings' for cmd in lstexample: cap.setParameter(cmd) 'Trigger Setup', #Download all hardware setup parameters 'CW Extra', lstexample = [['CW Extra', 'CW Extra', 'CW Extra', 'CW Extra', 'CW Extra', 'CW Extra', 'CW Extra', 'OpenADC', 'OpenADC', 'OpenADC', 'OpenADC', 'CW Extra' 'OpenADC', oa = cap.scope.qtadc.sc cwAdv = CWAdvTrigger() cwAdv.con(oa)

1



clkdivider = CalcClkDiv(oa.hwInfo.sysFrequency(), 38400\*3)[0]

pat = cwAdv.strToPattern("\n")

M H

Ţ.

the second distribution of the latest

#pat = cwAdv.strToPattern("

a contration.

cwAdv.setIOPattern(pat, clkdiv=clkdivider)

### **SELECTING HARDWARE**

# Which Hardware to Use?

- Avnet LX9 is Cheapeast
- CW-Rev2 Hardware currently used by me
- Other Options available too

## GETTING THE CW-REV2 HARDWARE

# **CW-Rev2** Assembling

- Most Cheap:
  - Get PCBs. Buy some parts, get free samples for some.
     Buy ZTEX.de module (\$200). Assemble.
- Less Cheap, More Legitimate:
  - Get PCBs. Buy parts (~\$170) + Buy ZTEX.de module (\$200). Assemble.
- Easier Assembly:
  - Get PCBs. Buy Parts (~\$130) + Buy OpenADC (\$140) + Buy ZTEX.de Module (\$200). Assemble.
- Easiest:
  - Buy complete kit (~\$1100, not actually available at all)

CHIP V	HISPERER
Chip Whisperer - Liste	n to your Inner Hardware
🙀 Wiki 🖓 Messages 🌆 Sour	ce/Git 🏂 Team W Stream 💿 Files 🔯 Support 🕎 FTP 📕 Tickets
Pages Archived	View Page History Comments Version 6, last updated by coffyrm at 2013-07-31
Home	CWRev2 Capture Component Assembly Procedure
<ul> <li>Getting Started</li> <li>Cheapskate Side Channel Analysis</li> </ul>	
Analyzer Software	General Instructions
<ul> <li>Capture Hardware PCB Errata</li> </ul>	A table is given with suggested order of assembly (see below). When you finish the section that says "Power all regulated properly. This is a good check to confirm things are working.
ChipWhisperer Rev2 Capture Hardware	Then, build up the rest of the board. Before pluggin in the ZTEX module, check again the 2.5V, 3.3V, and 1.2V rail are correct. Otherwise you will pr
Component Accomption	Embedded OpenADC
Procedure	I HAVE NOT built the embedded OpenADC, so that section of the PCB is untested. Sorry. You'll have to follow
Loading AT90USB162 with AVRISP Firmware	http://www.assembla.com/spaces/openadc/wiki/Building_the_OpenADC
Avnet LX9 Microboard	Assembly Photos:
B SASEBO-W	WARNING: Check the PCB Errata page for important fixes.
DLP-HS-FPGA	
ZTEX USB-FPGA Module (Spartan 6 LX25)	
Capture Software	
Sample Targets	
Useful References for Side Channel and Related	
<ul> <li>Experimental Modules</li> </ul>	
Example Cantures	0000 122

## How to Build?

• Step 1: Carefully mount resistors



### How to Build?

• Step 2: Mount everything else



### SASEBO-W BOARD

## **OpenADC**



#### SASEBO-W



Board: JPY 160,000 + Tax + Postage ATMega163 card: JPY 5,000 SASEBO-W has the Xilinx<sup>®</sup> FPGA device Spartan<sup>™</sup>-6 (XC6SLX150) and an IC card socket, and was provided with the ATMega-163 sample IC card.

The boards developed by AIST in a research project supported by JST (Japan Science and Technology Agency).

Morita-tech licenses source code for the ATMega-163 card.

Please order to sakura @ morita-tech.co.jp

### **Hardware Issues**





#### CHIP WHISPERER Chip Whisperer - Listen to your Inner Hardware Q Search W Wiki 🗇 Messages 🛛 📓 Source/Git 🧏 Team 🛛 👭 Stream 🛛 🍥 Files 💮 Admin 🛛 🔯 Support 🛛 🖽 FTP Tickets Edit Page History Comments Version 5, last updated by Colin O'Flynn at 2013-02-05 View m 3 O New Page SASEBO-W Programming Information A- A+ 🚔 💏 🤤 Pages Private Archived Home Programming SPI Flash (For Users) ⊞ Getting Started ■ G Cheapskate Side Channel **Release Scripts** Analysis If you downloaded the latest release, it will contain two .bat files. On Windows those have two functions: Analyzer Software load fpga.bat Loads the bitstream into the FPGA. Does not program the FLASH thus this is lost at next power cycle or config cycle. G Capture Hardware load flash.bat: Loads the SPI FLASH. You must already have a build supporting this loaded - if not then simply run the load fpga.bat file first, and then load flash.bat . Be sure to set SW3-4 to ON and PCB Errata SW3-3 to OFF for this to work. ⊞ ChipWhisperer Rev2 Capture Hardware Programming a .BIN File Avnet LX9 Microboard Programming the flash uses Flashrom for programming. For this to work the FPGA MUST be loaded with a compatible bitstream. If not it will fail to work - you can program the FPGA with a .bit file ⊟ SASEBO-W supporting the SPI FLASH programming (see section 'Programming FPGA For Development') first, and then continue with this. SASEBO-W Connect the SPI FLASH to the USB bus by setting SW3.4 to the 'ON' position and ensuring SW3.3 is in the 'OFF' position: Programming Assuming you've already got the libusb drivers installed, just run the flashrom command as follows: Information SASEBO-W Release flashrom -p ft2232 spi:tvpe=2232H,port=A,divisor=8 -c M25P64 -w BINFILE.bin Files DLP Designs If it fails to detect the cable, you either don't have the drivers installed or need to install the 'filter' drivers & specify they should be used for the SASEBO-W. DLP-HS-FPGA ZTEX USB-FPGA Module Generating the .bin file (Spartan 6 LX25) There are several steps used to generate the .bin file in the previous steps. The following is useful if you wish to generate your own .bin file. 1. Generate the Padded MCS File Before you begin, download the special Padding File . This is a .bin file containing a string of 0's, you'll need to add it onto your bitstream file. This file was generated by running the following command in Useful References for Side case you need to re-create it:

- Load bitstream WITH SPI Flash programming interface into FPGA (default does not), fairly slow
  - Program SPI Flash through faster interface

#### 2. Using the USB for Programming

There is absolutely, positively NO WARRANTY, neither express or implied, offered with this documentation and software. You use this documentation and software at your own risk. In case of loss, no person or entity owes you anything whatsoever. You have been warned. See disclaimer at top of page.

The USB device can be used to program the FPGA. I'll be pushing all my details here shortly, here are some internm notes.

The associated programming tools can be downloaded here: xilinx\_urjtag\_fpga\_programming\_scripts.zip

#### 2.1 Programming a SVF File

If you have an SVF file, you don't need any of the ISE tools. You would only have the SVF file if someone (such as myself or SAKURA) gave it to you as an update. Instructions:

1. edit the file 'program svf.bat'. There is just one line that looks like this:

call urjtag\_svf.bat openadc\_sasebow

- 2. Change the name of the second argument to be what the name of your .SVF file is, but without the .svf extension
- 3. Plug in board, plug in JTAG cable, install drivers if needed etc
- 4. Run program\_svf.bat
- It takes a LONG time (10 mins) without any sign of progress sometimes. Just let it keep going. At the end you should see 'TDO Matches', if you get any 'TDO Mismatch' this is bad.

#### 2.2 Programming the FPGA from .bit File

Programming just the FPGA means that on a power cycle you lose the configuration. It's much faster for development, so you'll want to use this normally.

#### Instructions:

- 1. Install ISE tools. You need at least the 'LabTools' (e.g.: impact). Presumably you are doing development with ISE already so don't need to do anything.
- 2. Connect the little cable between the 'JTAG' and 'JTAGCONFIG' port
- 3. Plug the board in. If already plugged in you might need to reboot the board (power off/on)
- 4. Look at the 'program\_bit.bat' file. You will need to change the path to your ISE installation, and also the name of the programming file in BOTH places (defaults to 'chip\_sasebo\_w\_vcp'). The name of the programming file is without the .bit instruction

#### http://newae.com/tiki-index.php?page=SASEBOW





http://www.digikey.com/product-detail/en/WM093RC,BK/SRW093-RCB-ND/2286068

### Modify OpenADC for 2.5V Operation



By default the 3.0V rail for the ADC is regulated from the AVCC pin, requiring at minimum 3.1V on the AVCC pin.

L2 can be moved as here to take power from the output of the 5V boost converter. This allows you to power the AVCC pin from as low as 2.5V. The entire OpenADC can be run from a 2.5V system with this change.

### 



### **AVNET LX9 MICROBOARD**

# **LX9 Microboard**

Advantages:

- Cheap
- Small
- Disadvantages:
- Very slow capture
- Smaller FPGA, fits less features
- Limited IO (two IO lines... usually one clock, one trigger)



### **LX9 Microboard**



### **ADDING MODULES TO FPGA**

### **Basic Instructions**

### • Provide standard register-based Interface

module reg\_triggerio(

);

```
input
              reset i,
input
              clk,
input [5:0] reg_address, // Address of register
input [15:0] reg_bytecnt, // Current byte count
input [7:0] reg datai, // Data to write
output [7:0] reg_datao, // Data to read
input [15:0] reg_size, // Total size being read/write
input
              reg_read, // Read flag
              reg_write, // Write flag
input
              reg addrvalid,// Address valid flag
input
output
              reg stream,
input [5:0] reg hypaddress,
output [15:0] reg hyplen,
input
              io line,
              trig out
output reg
```

## **Basic Instructions**

- Define Address(es) used by your module
- Define size of registers at those addresses
  - Each register can be from 1-32768 bytes long
  - Address space only 6 bits, so don't waste addresses!

### **Basic Instructions**

 Use scripting/python console to help debug issues

sc = cap.scope.qtadc.sc

#Read 4 bytes from address 0x34

stat = sc.sendMessage(CODE\_READ, 0x34, Validate=False, maxResp=4)

### **ADDING SOFTWARE MODULES**

# **Adding Targets**

# **Adding Scopes**

## **Adding Attacks**

# **Adding Preprocessing**

# **FUTURE DIRECTIONS**
## **Short Term**

- Documentation
- Adding new FPGA Modules
  - Correlation/Matching trigger
- Fixing/Adding Software Features
  - Working Project Files

## **Medium Term**

- Glitching Support
- PLL for Clock Recovery

## Longer Term

- Redesigned capture HW for higher bandwidth
- API to use capture HW from other Software

## **Questions?**

Colin O'Flynn coflynn@newae.com My Site: NewAE.com This Project: ChipWhisperer.com