

# Reduce-by-Feedback: Timing resistant and DPA-aware Modular Multiplication plus: How to Break RSA by DPA

M. Vielhaber

vielhaber@gmail.com

Hochschule Bremerhaven und/y Universidad Austral de Chile

CHES 2012

School Multiplication: Montgomery & Reduce-by-Feedback

Reduce-by-Feedback: Details and Overflow Check

Differential Power Attack against RSA

How to fix it

Conclusion

# DH .. EC .. RSA $\equiv$ Modular Addition

DH  $\equiv$  Modular Exponentiation

RSA  $\equiv$  Modular Power Function

$\mapsto$  "Square-and-Multiply"  $\longrightarrow$

Modular Multiplication

$\mapsto$  "Shift-and-Add"  $\longrightarrow$

Modular Addition

$M^+ := (M \ll 3 + \alpha \cdot B) \bmod N$   
(here in octal base, 3 bits per cycle)

or

$M^+ := (M \gg 3 + \alpha \cdot B) \bmod N$   
(Montgomery multiplication,  $M = [A \cdot B \cdot 2^{-L}] \bmod N$ )

# Schoolbook Multiplication I: Algorithm Shift-and-Add

Parameters:

operand length  $L$  [e.g. = 1024]

shift length per clock cycle

$z$  [e.g. = 3], with  $Z := 2^z$  [e.g. = 8]

IN  $A, B < 2^l$  // factors, where

$$A = \sum_{k=0}^{L-1} a_k 2^k = \sum_{k=0}^{\lceil L/z \rceil - 1} \alpha_k Z^{\lceil L/z \rceil - 1 - k}$$

OUT  $M$  // product  $M = A \cdot B$

Algorithm:

$M := 0$

FOR  $k := 0$  TO  $\lceil L/z \rceil - 1$

$M := (M \ll z) + \alpha_k \cdot B$

ENDFOR

172 \* 315

-----

860

172

516

-----

54180

# Properties of Shift-and-Add

Four trivial, but remarkable properties of Shift-and-Add:

- (i)  $\alpha_k \in \{0, 1, \dots, Z - 1\}$ ,  
thus  $Z$  possible multiples of  $B$ .
- (ii) Exactly  $\lceil l/z \rceil$  cycles to go in the loop  $\rightarrow$  no timing attack.
- (iii) Cut number of multiples in half (I):  
It is sufficient to store the multiples for  $\alpha \geq Z/2$ , and  $\alpha = 0$ , by supplying shifted copies for the smaller cases.
- (iv) Cut number of multiples in half (II):

The “1-off trick”:

Replace the odd multiples by the next higher even ones,  
subtract  $Z \cdot B$  in the next clock cycle:

$$((\alpha_k \cdot B) \ll z) + \alpha_{k+1} \cdot B = (((\alpha_k + 1) \cdot B) \ll z) + (\alpha_{k+1} - Z) \cdot B.$$

Putting  $C_{\alpha,k} := 1$ , iff  $\alpha_k$  is odd, 0 otherwise, we set

$$\bar{\alpha}_k := \alpha_k + C_{\alpha,k} - Z \cdot C_{\alpha,k-1} \text{ and } M := (M \ll z) + \bar{\alpha}_k \cdot B.$$

# Physically Stored Multiples

(iii) and (iv) combined require multiples  $\pm(Z/2 + 2), \pm(Z/2 + 4), \dots, \pm Z, 0$ , where we first applied (iv), then (iii).

Only the  $Z/4$  multiples  $Z/2 + 2, Z/2 + 4, \dots, Z$  have to be stored in hardware, a 75% savings.

# Schoolbook Multiplication II

$$\begin{array}{r} 172 * 315 \\ \hline 860 \\ 172 \\ 516 \\ \hline 54180 \end{array}$$

$$\begin{array}{r} | 860 | \\ >> \\ | 86 | 0 \\ + | 172 | \\ = | 258 | 0 \\ >> \\ | 25 | 80 \\ + | 516 | \\ = | 541 | 80 \\ >> \\ | 54 | 180. \end{array}$$

Problem I:

Decimal Point is far to the right  
(green ●), not |

Solution I:

“Live” in residue classes  $[x \cdot 2^L]$ ,  
 $(A \cdot 2^L) \cdot (B \cdot 2^L) \cdot 2^{-L} = A \cdot B \cdot 2^L$ ,  
all results include factor  $2^L$ , only  
adjust in the first and last step

Problem II:

Bits run off to the right ...

## Montgomery Multiplication

# Montgomery Multiplication

Problem II:

Bits run off to the right ...

Solution II:

Add suitable multiple of modulus  $N \rightarrow$  only zeroes run off to the right

Decimal example, let  $N = 111$

$$172 * 315$$

$$\quad | 860 |$$

$$+ | 000 |$$

$$= | 860 |$$

$\gg$

$$\quad | 86 | 0$$

$$+ | 172 |$$

$$+ | 222 |$$

$$= | 480 | 0$$

$\gg$

$$\quad | 48 | 00$$

$$+ | 516 |$$

$$+ | 666 |$$

$$= 1 | 230 | 00$$

$\gg$

$$\quad | 123 | 000 \bullet$$



# Montgomery: Adjustment of LSBs

Let  $N$  end in (e.g.)  $..101$

When $M$ ends in	Adjust by	which is $N \cdot \dots$	which is also $N \cdot \dots$
$..000$	$..000$	0	$8=1 \lll 3$
$..001$	$..111$	3	$-5$
$..010$	$..110$	6	$(-1) \lll 1$
$..011$	$..101$	1	1
$..100$	$..100$	4	$1 \lll 2$
$..101$	$..011$	7	$-1$
$..110$	$..010$	2	$1 \lll 1$
$..111$	$..001$	5	5

25% Physically stored:

$..01$  Physically stored

75% for free:

$..11$  Negative,  
2s complement for free

$..0$  Shifts,  
for free (only wires, no FF)

# Schoolbook Multiplication III

Once again, but in reverse order, shifting to the left ...

$$\begin{array}{r} 172 * 315 \\ \hline 516 \\ 172 \\ 860 \\ \hline 54180 \end{array}$$
$$\begin{array}{r} |516| \\ << \\ 5|160| \\ + |172| \\ = 5|332| \\ << \\ 53|320| \\ + |860| \\ =54|180| \end{array}$$

Problem:

Digits run off to the left

Solution:

Reduce-by-Feedback  
(LFSR-style)

## Reduce-by-Feedback

# Reduce-by-Feedback: The Idea

Reduce-by-Feedback: Mix of LFSR and Shift-and-Add ideas

The original idea stems from the analogy with LFSR's

The  $z$  bits running off in front for each Shift-and-Add step are fed back into the accumulator:

Partition  $M$  into its lower  $L + z + 1$  bits and the higher part,

$$M_H = \lfloor M/2^{L+z+1} \rfloor, M_L = M \bmod 2^{L+z+1}, M = (M_H|M_L).$$

Also, let  $K \equiv 2^{L+2z+1} \bmod N, 0 \leq K < N$ .

Then

$$(M_H|M_L) \ll z = M_H \cdot 2^{L+2z+1} + M_L \cdot 2^z \equiv M_H \cdot K + M_L \cdot 2^z \bmod N$$

# Algorithm Reduce-by-Feedback

Shift-and-Add-with-Reduce-by-Feedback

$M := 0, C_{\alpha,-1} := 0, C_{\mu,-1} := 0$

FOR  $k := 0$  TO  $\lceil l/z \rceil - 1$

$C_{\alpha,k} := \alpha_k$  AND  $1, \bar{\alpha}_k := \alpha_k + C_{\alpha,k} - Z \cdot C_{\alpha,k-1}$

$\mu_k := \lfloor M/2^{l+z+1} \rfloor$

$C_{\mu,k} := \mu_k$  AND  $1, \bar{\mu}_k := \mu_k + C_{\mu,k} - Z \cdot C_{\mu,k-1}$  // this is  $M_H$

$M := ((M \bmod 2^{l+z+1}) \ll z) + \bar{\alpha}_k \cdot B + \bar{\mu}_k \cdot K$

ENDFOR

# Reduce-by-Feedback preserves the 4 properties of Shift-and-Add

- (i) The standard range for the multiples of  $K$  is  $\mu_k \in \{-1, 0, 1, \dots, 2^z\}$ .
- (ii) The FOR loop executes exactly  $\lceil l/z \rceil$  times, each run comprising a shift and 2 additions.  
NO Timing Attack!
- (iii) Required multiples of  $K$ :  
 $\mu_k \in \{0\} \cup \{Z/2 + 1, \dots, Z\}$ ,  
the others by shifting.
- (iv) NO odd multiples of  $K$  by the “1-off trick”  
In total we need  $\alpha_k, \mu_k \in \{0, \pm(Z/2 + 2), \pm(Z/2 + 4), \dots, \pm Z\}$ ,  
with 0 and  $\pm$  for free in hardware.

Reduce-by-Feedback is thus *completely analogous* to Shift-and-Add.

# Historic Timetable

- 1985 Montgomery, "Modular multiplication without trial division"
- Reduce-by-Feedback:
- 1987 V., Diploma thesis (TH Karlsruhe, Prof. Thomas Beth)
- 1989 V., E.I.S.S. Report 89/14
- 1989 Beth, Gollmann, "Algorithm Engineering ..."
- 1990 Patent DE 3924344 (V., "Multiplikations-/Reduktionseinricht.")
- Rediscovery of Reduce-by-Feedback:
- 1995 Benaloh, Dai "Fast Modular Reduction (Crypto Rump S.)"
- Re-Re-Discovery of Reduce-by-Feedback:
- 1997 Jeong, Burleson, "VLSI Array Algorithms ..."
- 1998 Patent US 5724279 (Josh Benaloh, Wei Dai, "Computer-implemented method ...")

# Comparison Montgomery Multiplication and Reduce-by-Feedback

Montgomery multiplication (1985):

1st factor: Bits from LSB to MSB — shift **down** and add residue classes  $[x \cdot 2^L] \bmod N$  instead of standard residue classes  $[x]$

Reduce-by-Feedback (1987 etc.)

1st factor: Bits from MSB to LSB — shift and add standard residue classes  $[x]$

Both MM and RbF ...

Immune against timing attacks, since exactly  $L/3 + \epsilon_{const}$  cycles per mult/square

Susceptible (but fixable) to DPA ... later ...

# Reduce-by-Feedback: No Overflow

$$(M_H^+ | M_L^+) := (M_L \ll 3) + \alpha \cdot B + \mu \cdot K$$

with

$$0 \leq M_L < 8 \cdot 2^{L+4}$$

$$0 \leq B, K < 2^L$$

$$-8 \leq \alpha, \mu \leq 8$$

Total:

$$0 + (-8) \cdot 2^L + (-8) \cdot 2^L$$

$$< M^+ <$$

$$8 \cdot 2^{L+4} + 8 \cdot 2^L + 8 \cdot 2^L$$

$$\Leftrightarrow$$

$$-1 \cdot 2^{L+4} < M^+ < 9 \cdot 2^{L+4} \Rightarrow -1 \leq M_H^+ \leq 8$$

Including the “1-off trick”,  $-8, -6, \dots, 6, 8$  are the necessary multiples



# H/W Issues I: Re-use of MUX Tree and MUX Ctrl Vars

Compare  $\alpha \cdot B$  and  $\mu \cdot K$ :

Same decision logic for  $A \rightarrow \alpha$  and  $M_H \rightarrow \mu$

Same 75% physical savings only  $6 \cdot B, 8 \cdot B$  and only  $6 \cdot K, 8 \cdot K$  phys.

Same MUX tree MUX Inputs

$-8B, -6B, -4B, \dots, 6B, 8B$  and  $-8K, -6K, -4K, \dots, 6K, 8K$

Idea: Use H/W in both clock half cycles

Clk = L: do  $A \rightarrow \alpha$ , Clk = H: do  $\alpha \rightarrow \text{MUX} \rightarrow \alpha B$

Clk = H: do  $M_H \rightarrow \mu$ , Clk = L: do  $\mu \rightarrow \text{MUX} \rightarrow \mu K$

Same Ctrl glue logic, same MUX tree, same shift wires used twice:  
50% savings in both CTRL and BITSlice (this beats Montgomery!)

Map 1987's 13 bit slices/mm<sup>2</sup> with 1.0 $\mu$  design rules to current 65 nm rules, naively shrinking by  $\frac{65}{1000}^2$ :  $13 \cdot \frac{65}{1000}^2 \approx 3000$  bits/mm<sup>2</sup>

Full 4096 bit RSA with control unit on about 1.5 mm<sup>2</sup>  
FPGA implementation [not yet] under way...

# H/W Issues II: Delayed-Carry-Adder

Use Brickell's Delayed-Carry-Adder, a chain of halfadders instead of full adders with the property  $c_{i+1} \wedge s_i = 0$ .

Standard Boolean function

$$\begin{aligned}d_i &:= s_i \wedge b_i, & t_i &:= s_i \oplus b_i \\e_i &:= t_i \wedge k_i, & u_i &:= t_i \oplus k_i \\f_i &:= c_i \vee d_{i-1} & & \text{(which are not both 1,} \\ & & & \text{due to } c_{i+1} \wedge s_i = 0) \\g_{i+1} &:= u_i \wedge f_i, & v_i &:= u_i \oplus f_i \\h_{i+1} &:= e_i \vee g_i & & \text{(not both 1: } e_i = 1 \Rightarrow u_i = 0) \\c_{i+1}^+ &:= v_i \wedge h_i, & s_{i+1}^+ &:= v_i \oplus h_i\end{aligned}$$

Using NAND

$$\begin{aligned}d_i &:= s_i \wedge b_i, \\ \bar{e}_i &:= \overline{t_i \wedge k_i}, \\ f_i &:= \bar{c}_i \wedge \bar{d}_{i-1} \\ \bar{g}_{i+1} &:= \overline{u_i \wedge f_i}, \\ h_{i+1} &:= \bar{e}_i \wedge \bar{g}_i \\ \bar{c}_{i+1}^+ &:= v_i \wedge h_i,\end{aligned}$$

4 halfadders plus two OR's, matches carry-save in GE

But: Result has the Delayed-Carry Property

$$c_{i+1} \wedge s_i = 0$$

which is crucial, when calculating  $\mu_k$  fast

# H/W Issues III: No Overflow with DCA

$z$  leading MSB bits have to be in the range  $-1, 0, \dots, Z$  (assumption)  
 DCA:  $c_{i+1} \wedge s_i = 0$ , hence the following patterns are the highest values possible (shown for the case  $z = 3, Z = 8$ ), Table 1

1	$C_{2^{l+z+1}+2,1,0;-1,-2}$	0	0	0	0	1	sum is 8 with carry, OK avoids case 4
	$S_{2^{l+z+1}+2,1,0;-1,-2}$	1	1	1	1	1	
	$M_{H,2^{l+z+1}+3,2,1,0;-1,-2}$	1	0	0	0	0	
2	$C_{2^{l+z+1}+2,1,0;-1,-2}$	0	0	0	1	1	sum is 8 with carry, OK avoids case 5
	$S_{2^{l+z+1}+2,1,0;-1,-2}$	1	1	1	1	0	
	$M_{H,2^{l+z+1}+3,2,1,0;-1,-2}$	1	0	0	0	0	
3	$C_{2^{l+z+1}+2,1,0;-1,-2}$	0	0	1	1	1	sum is 8, OK
	$S_{2^{l+z+1}+2,1,0;-1,-2}$	1	1	1	0	0	
	$M_{H,2^{l+z+1}+3,2,1,0;-1,-2}$	1	0	0	0	1	
4	$C_{2^{l+z+1}+2,1,0;-1,-2}$	0	1	1	1	1	sum is 9, to be avoided by case 1
	$S_{2^{l+z+1}+2,1,0;-1,-2}$	1	1	0	0	0	
	$M_{H,2^{l+z+1}+3,2,1,0;-1,-2}$	1	0	0	1	1	
5	$C_{2^{l+z+1}+2,1,0;-1,-2}$	1	1	1	1	1	sum is 11, to be avoided by case 2
	$S_{2^{l+z+1}+2,1,0;-1,-2}$	1	0	0	0	0	
	$M_{H,2^{l+z+1}+3,2,1,0;-1,-2}$	1	0	1	1	1	

# H/W Issues IV: Fast computation of MUX Ctrl Vars

Per clock, add  $\bar{\alpha} \cdot B$  and  $\bar{\mu} \cdot K$  to DCA ( $c, s$ ).

Previous 2 half cycles: Choose  $\bar{\alpha} \cdot B$  and  $\bar{\mu} \cdot K$  by the same H/W.

time-critical only for  $\bar{\mu}$ : Depends on the addition just performed in the half cycle ( $k + 1, H$ ).

Cycle	Half C.	Selection	Computation
$k$	H	$\bar{\alpha}_k \cdot B$	$(M_H M_L)_k := \dots$
$k$	L	$\bar{\mu}_k \cdot K$	
$k + 1$	H	$\bar{\alpha}_{k+1} \cdot B$	$(M_H M_L)_{k+1} := ((M_L)_k \ll z) + \bar{\alpha}_k \cdot B + \bar{\mu}_k$
$k + 1$	L	$\bar{\mu}_{k+1} \cdot K$	

Precompute  $M_H$  positions:

1. In  $(k, H)$ , partial sum  $(M_H)_k \cdot Z + \bar{\alpha}_k \cdot B$
  2. In  $(k, L)$ , add  $\bar{\mu}_k \cdot K$ , for  $M_H$  bit positions.
  3. Also add 0,1,2,3: Possible final values for  $\bar{\mu}_{k+1}$ , precompute the MUX control vars (4 sets) for  $\bar{\mu} \cdot K$ .
  4. In  $(k + 1, H)$ , choose by MUX via carries from  $M_L$  part.
  5. In  $(k + 1, L)$ : Ready to fetch  $\bar{\mu}_{k+1} \cdot K$  from one of the 4 sets.
- (FPGA with 6:1 LUTs: Addition maybe (even) faster than CTRL)

# DCA and Timing Attacks

Final carry from DCA to standard representation:

Either

- (i) we use carry-look-ahead logic, space-intensive, or
- (ii) we keep the result in delayed-carry-form, space-intensive, or
- (iii) we wait until the longest carry chain ( $L + z$  bits) will have passed, time-intensive, or
- (iv) we use interrupt techniques, efficient, but time-variant.

The variation due to carries in case (iv) is the only potential information leak for a timing attack. This is though independent of Reduce-by-Feedback (or Montgomery multiplication), but a consequence of using carry-save or delayed-carry techniques.

# DPA attack on RSA with MM or Reduce-by-Feedback:

Before first cycle:

$$M = 0, M_H = 0, \mu = 0$$

At first cycle:

$$M^+ := (M \lll 3) + \alpha \cdot B + \mu \cdot K = 0 + \alpha B + 0$$

IF  $\alpha = 0$  (i.e. A starts with 3 zeroes):

$$M^+ := 0 + 0 + 0 = M, \text{ NO change of FF charges}$$

IF  $\alpha \neq 0$  (i.e. the other 7 cases):

$$M^+ := 0 + \alpha B + 0 \neq 0 = M, \approx 50\% \text{ of FF go } 0 \rightarrow 1$$

(same effect for Reduce-by-Feedback and Montgomery)

We observe (only) this “point-of-interest”

Run  $C$  trials with different  $m$ , same (unblinded) exponent  $d$ :

Observe  $L \cdot 1.5$  mult./squarings per trial

Information content / Entropy per trial:

$$H = -(1/8 \cdot \log_2(1/8) + 7/8 \cdot \log_2(7/8)) = 0.544$$

We have 1.5 observations per bit of  $d$ , thus  $1.5 \cdot 0.544 = 0.816$  bits, recovering 81% of  $d$ 's bits, or with  $C = 2$ , everything!! Or do we????

Crucial, difficult case is “always  $\alpha \neq 0$ ”, the “big bin”

This bin has to contain only a single solution, no false positives:

$$2^L \cdot \left(\frac{7}{8}\right)^{1.5L \cdot C} = 1$$

or

$$\left(\frac{7}{8}\right)^{1.5 \cdot C} = \frac{1}{2} \Leftrightarrow C = 3.47$$

So we actually need 4 trials in this worst and quite typical case.

Run 4 decryptions with known  $m$ 's (DUT)

Simulate for all possible prefixes for  $d$ ,  
compare occurrence of  $\alpha = 0$  vs.  $\alpha \neq 0$  with actual DUT

Throw away non-fitting prefixes, enlarge the survivors  
(we usually should have about just one survivor)

And that breaks RSA!



# How to fix it

$\alpha_0 = \mu_0 = 0$  is exploitable by DPA

1. (NEW!) Both Reduce-by-Feedback and Montgomery

Start with  $M = N$ , not  $M = 0$

(more H/W, additional MUX input, not just Reset)

2. (NEW!) Montgomery

For  $M = ..000$ , add  $8 \cdot N$ , not  $0 \cdot N$

3. Reduce-by-Feedback

$M = 0 \mapsto M^+ = 0$  can be avoided, use “1-off” trick with

$$0 = 1 + (-1)$$

Instead of  $0 \cdot B$ , add  $B$  once, subtract  $Z \cdot B$  in the next step.

This brings us back to zero every second step.

$B$  has  $\approx 50\%$  1's: Flips back-and-forth half of the register bits

On the outside: typ. power consumption, no side channel

## Example with $z = 3, Z = 8$

Old: regular "1-off" case including a multiple 0.

New:  $0 = 1 + (-1)$ , also  $\Sigma = -1, 1, 2$ , and 3 differently

Minimize the information flow (bias) from  $\bar{\alpha}, \bar{\mu}$  to  $C, A, M_H$

Irregular "1-off" + Shifts. Still only  $Z/4$  values phys. stored, e.g. 6;8.

$C_\alpha,$ $C_\mu$	$\alpha_k,$ $M_H$	$\Sigma$	$\bar{\alpha}_k,$ $\bar{\mu}_k(\text{old})$	$C^+$	$\bar{\alpha}_k,$ $\bar{\mu}_k(\text{new})$	$C^+$
0	-1	-1	0	1	1	0
0	000	0	0	0	1	1
0	001	1	2	1	1	0
0	010	2	2	0	3	1
0	011	3	4	1	3	0
0	100	4	4	0	4	0
0	101	5	6	1	6	1
0	110	6	6	0	6	0
0	111	7	8	1	8	1
0	1000	8	8	0	8	0

# Bias: Nearer zero

$$\text{Bias} = \text{pr}(1) - \text{pr}(0)$$

Bias of  $C$  and  $\Sigma$  (internals, partly revealing  $A$  and  $M$ ), conditional on certain value sets for  $\bar{\alpha}, \bar{\mu}$ , namely zero, positive, shifts of 8, and shifts of 6 (potentially observable by DPA):

Assumed probabilities:

$C$ :  $\text{pr} = 1/2$  for  $C = 0$  and  $C = 1$

$\alpha$ :  $\text{Pr} = 1/8$  each for  $\alpha = 0, \dots, 7$ .

$\mu$ : Fold 3 equidistributions over the intervals

$[0, 8[$  (from  $M_H$ ),

$[-1/2, 1/2[$  (from  $\alpha \cdot B$ ), and

$[-1/2, 1/2[$  (from  $\mu \cdot K$ ),

giving

$\text{Pr} = 1/8$  each for  $\mu = 1, \dots, 6$ ,

$\text{Pr} = 5/48$  for  $\mu = 0$  and 7, and

## Bias II

We now have probability zero for  $\bar{\alpha} = 0$ , which was  $1/8$  before.

Sets  $\{1, 2, 4, 8\}$  and  $\{3, 6\}$  for  $\alpha, \mu$  give zero bias (all bits of  $C, \Sigma$ ).

For  $\alpha, \mu$  positive, the bias shrinks:

	$C$	$\Sigma_2$	$\Sigma_1$	$\Sigma_0$
$\bar{\alpha} > 0$ new	-1	0	0	0
$\bar{\alpha} > 0$ old	-1	$1/7$	$1/7$	$1/7$
$\bar{\mu} > 0$ new	$-23/24$	$1/24$	$1/24$	$1/24$
$\bar{\mu} > 0$ old	-1	$-2/21$	$-2/21$	$-2/21$

Table : Bias of  $C, \Sigma$ , conditional on  $\bar{\alpha}, \bar{\mu}$

The remaining strong bias  $-1$  is from  $\bar{\alpha}, \bar{\mu}$  positive to  $C = 0$  (or ... negative to  $C = 1$ ), almost a tautology.

$\bar{\alpha}, \bar{\mu} > 0$ : mix of cases 1, 2, 3, 4, 6, 8, quite more difficult to analyze by DPA than the distinction  $\alpha = 0$  vs.  $\alpha \neq 0$ , now ruled out.

# Conclusion

Reduce-by-Feedback has all the advantages of Montgomery Multiplication (for full-length register addition), in particular, timing invariance, and 75% savings in physical storage.

Additionally Reduce-by-Feedback enjoys the analogy of Shift-and-Add with Reduce-by-Add, saves up to 50% logic/MUXes by re-use.

— — — — — — — — — —

Avoid an empty accumulator, start with  $N$ , not zero, or ...

avoid the occurrence of  $M^+ := (0 \lll 3) + 0 + 0 = M$  in the first cycle, otherwise ...

(unblinded) RSA can be broken with 4 (or less) observed decryptions for an implementation of 3 (or less) bits/cycle