

# Prototype IC with WDDL and Differential Routing – DPA Resistance Assessment

**K. Tiri, D. Hwang, A. Hodjat, B. Lai,  
S. Yang, P. Schaumont, I. Verbauwhede**

tiri@ee.ucla.edu



This work was supported in part by  
National Science Foundation (CCR-0098361),  
UC-Micro 02-079 and 03-088, Panasonic Foundation,  
SUN Microsystems, Atmel corporation  
and the Fannie and John Hertz Foundation






## Outline

- Side-channel attacks
- IC system architecture
- Resisting DPA attacks
  - Secure digital design flow
- Prototype IC
  - Insecure coprocessor as benchmark
  - DPA resistance experimental results
- Conclusions

# Side-channel attacks

## Current Probe




- 128-bit AES encryption cracked **under 3 min.**

Kris Tiri  
CHES 2005, 09/01/05

3

# ThumbPod device




- Biometrically-driven electronic key
- Strong, secure bond between owner and key
- Components:
  - Microprocessor
  - Fingerprint sensor
  - Wireless transceiver
  - Secure coprocessor
- Security partitioning

Kris Tiri  
CHES 2005, 09/01/05

4

## AES encryption core




- Advanced Encryption Standard optimized for speed: 128-bit key, 128-data
- Sbox table lookup, on the fly key scheduling
- 11 cycles per encryption
- OFB, CBC, and ECB modes without loss in throughput

Kris Tiri  
CHES 2005, 09/01/05

5

## Resisting DPA attacks

- Asymmetric power consumption




**basic building block**  
same power for every transition

- Protection against class of power analyses
- Independent of algorithm/arithmetic
- Correct by construction
- Distributed solution

Kris Tiri  
CHES 2005, 09/01/05

6

# Secure digital design flow



Few key modifications with minimal influence  
in backend of regular synchronous  
static CMOS standard cell design flow


Kris Tiri  
CHES 2005, 09/01/05

7

# Secure digital design flow (cnt'd)

**Wave Dynamic Differential Logic**  
single switching event per cycle


- Static CMOS standard cell
- Dual rail with precharge



**Differential Routing**

constant load capacitance

- Interconnect: dominant
- Balancing interconnect: crucial




Kris Tiri  
CHES 2005, 09/01/05

8

# Prototype IC in 0.18 $\mu$ m CMOS


- WDDL, differential route
- Single-ended, regular route



Kris Tiri  
CHES 2005, 09/01/05

9

# DPA attack setup




Kris Tiri  
CHES 2005, 09/01/05

10

# Supply current traces

## Unprotected AES

## Protected AES




Kris Tiri  
CHES 2005, 09/01/05

11

# Supply current traces (cnt'd)

## Unprotected AES

## Protected AES




Kris Tiri  
CHES 2005, 09/01/05

12

# DPA resistance assessment

- Estimate power consumption in round 11 + 1



- Compare Hamming distances & measurements

$$\max_{K_{11}} f_{\text{cost}}(K_{11}) = \text{corr}(P_{\text{measurement}}, P_{\text{estimation}})$$

$$\text{where } P_{\text{measurement}} = \max(I_{\text{supply}, 11+1})$$

$$P_{\text{estimation}} = \text{HamDist}(D_{11}, C_{11})$$

$$D_{11} = \text{sub}^{-1}(\text{shiftrow}^{-1}(K_{11} \otimes C_{11}))$$


- $16 \cdot 2^8$  key guesses vs.  $2^{128}$  key guesses

Kris Tiri  
CHES 2005, 09/01/05

13

# DPA attack

- Unprotected key byte (15K meas.)




Kris Tiri  
CHES 2005, 09/01/05

14

# DPA attack (cnt'd)

- Protected key byte **(1,500K meas.)**



Kris Tiri  
CHES 2005, 09/01/05

15

# Results

Parameter	Unprotected AES	Protected AES
Gate Count (eq. gates) [K]	79	245
Area [mm <sup>2</sup> ]	0.79	2.45
Maximum Frequency (@1.8V) [MHz]	330.0	85.5 <sup>*</sup>
Maximum Throughput (@1.8V) [Gb/s]	3.84	0.99
Power Consumption (@1.8V, 50 MHz) [mW]	54	200 <sup>†</sup>
Measurements to Disclosure <sup>‡</sup>		
min	320	21,185
mean	2,133	255,391
max	8,168	1,276,186
Key bytes not found (@1.5M Meas.)	n/a	5

<sup>\*</sup>Duty factor of clock > 50% to guarantee precharge of all gates

<sup>†</sup>Estimation based on area ratio AES vs. Entire System

<sup>‡</sup>Based on correctly guessed key bytes

Kris Tiri  
CHES 2005, 09/01/05

16



## Security tradeoff - figure of merit

- Three times area, and four times power consumption and minimum clock period
- Security partitioning minimizes cost for complex systems
- Secure coprocessor orders of magnitude faster and expends less energy than software on main processor
- Figure of merit: (throughput /power consumption)
  - Secure coprocessor: 2.9Gb/s/W.
  - C code on embedded Sparc: 0.0011Gb/s/W

## Conclusions

- Power supply current
  - Major & easy side-channel leakage source
- Design approach
  - Secure digital design flow
- Prototype IC in 0.18 $\mu$ m CMOS
  - Demonstrated DPA countermeasure implemented and tested in actual silicon