

Dual-Field Arithmetic Unit for $\text{GF}(p)$ and $\text{GF}(2^m)$ *


CHES 2002

Workshop on Cryptographic
Hardware and Embedded Systems

August 2002, Redwood Shores, CA.


* This work origins from the European Commission funded project USB_CRYPT established under contract IST-2000-25169 in the Information Society Technology (IST) Program

- ◆ **Coprocessor**
 - For smartcards
- ◆ **Application**
 - ECDSA
- ◆ **Aims**
 - Small size
 - Low power
 - Medium throughput



Motivation


EC signature over $GF(2^m)$



◆ ECDSA

- Elliptic-Curve Digital-Signature Algorithm
- Operations in $GF(p)$ and $GF(2^m)$
 - Addition, Multiplication, Inversion, Comparison


PPG - Partial product generator




◆ Generates

- Partial products $A \cdot b_i$ for multiplication
- Negative numbers for subtraction

<i>Inv</i>	<i>En</i>	<i>Q</i>
x	0	0
0	1	A
1	1	-A-1



CSA Carry-save adder




◆ **Fast addition**


■ Independent of wordsize n

◆ **$GF(2^m)$**


■ $A \text{ xor } B = \text{CSA}(A, B, 0)$



MODRED – modular reduction unit




- ◆ Limits intermediate results to $n+2$ bit
- ◆ $GF(p)$
 - Quotient estimated
 - q in $\{-2, -1, 0, 1, 2\}$
- ◆ $GF(2^m)$
 - Exact quotient
 - q in $\{0, 1\}$
- ◆ $Q = q \cdot P$
- ◆ Similar to PPG



SHIFT


Feedback selector



◆ Selects feedback

■ $(C_{out}, S_{out}) =$


- $(0, 0)$
- (C_{in}, S_{in})
- $(C_{in} \text{ shl } 1, S_{in} \text{ shl } 1)$
- $(C_{in} \text{ shr } 1, S_{in} \text{ shr } 1)$



Operations


Multiplication

- ◆ **Bitserial Multipl.**
 - Double & Add
 - n clock cycles
 - Interleaved modular reduction
- ◆ **Squaring**
 - Done by multiplication



Operations – Redundant to binary

- ◆ Conversion of redundant numbers
 - Into binary numbers
- ◆ Hold operation
 - CSAs eliminate carries
 - Approx. 4 cycles for 256-bit architecture



Operations

Inverse

◆ Multiplicative inverse

■ $a \cdot a^{-1} = 1 \pmod{p}$ in $GF(p)$

■ $A(x) \cdot A^{-1}(x) = 1 \pmod{P(x)}$ in $GF(2^m)$

◆ Using Extended Euclidean Algorithm

■ Compound multi-cycle operation

● $GF(p)$: Shift right, Subtraction, Comparison

● $GF(2^m)$: Shift right, Addition, Comparison

Operations Summary

◆ GF(p)

- Addition
- Subtraction
- Incrementation
- Multiplication
- Shift left
- Shift right

◆ Comparison

- Less than 0

◆ GF(2^m)

- Addition / Subtraction
- Multiplication
- Times x
- Div x

◆ Integer

- Addition
- Subtraction
- Incrementation
- Multiplication

◆ Others

- Clear / Load 0
- Load A
- Load !A
- Load -A
- Hold
- XOR

◆ Compound

- Inversion
 - in GF(p)
 - in GF(2^m)

Results

Performance

◆ GF(p) performance

<i>Bit-length</i>	<i>MUL [cycles]</i>	<i>INV [cycles]</i>	<i>ECC pr. [cycles]</i>
192-bit	192	14.0k	720k
224-bit	224	16.5k	900k
256-bit	256	19.4k	1,150k

◆ GF(2^m) performance

<i>Bit-length</i>	<i>MUL [cycles]</i>	<i>INV [cycles]</i>	<i>ECC pr. [cycles]</i>
163-bit	163	11.0k	490k
233-bit	233	16.2k	905k
283-bit	283	20.7k	1,405k

Results

Circuit complexity

- ◆ Number of gates
- ◆ Estimated die size

<i>Bit-length</i>	<i>AND</i>	<i>XOR</i>	<i>MUX2</i>	<i>MUX4</i>	<i>FA</i>	<i>REG</i>	<i>Area on 0,35 μm CMOS process</i>
163-bit	660	330	165	330	330	660	0.57 mm ²
224-bit	904	452	226	452	452	904	0.78 mm ²
283-bit	1140	570	285	570	570	1140	0.99 mm ²
<i>n-bit</i>	$4n+8$	$2n+4$	$n+2$	$2n+4$	$2n+4$	$4n+8$	

◆ Dual-field arithmetic unit

- For $GF(p)$ and $GF(2^m)$
- Processing at full precision
- Scaleable
 - CSAs prevent carry-propagation
- Signed number representation
- Short critical path
- Regular (simple) structure
- Low gate count
 - Only a little bit larger than a mere $GF(p)$ -multiplier

