Workshop on Cryptographic Hardware and Embedded Systems 2002

Genus Two Hyperelliptic Curve Coprocessor

T.C. Clancy, Y. Liow, J.E. Webster, N. Boston

Illinois Center for Cryptography and Information Protection Coordinated Science Laboratory University of Illinois, Urbana-Champaign

• • Outline

- o Hyperelliptic Curves
- o Finite Field Implementation
- o Polynomial Ring Implementation
- Point Adder and Doubler
- o Point Multiplication
- o Performance Results

• Defined by equation: $V^2 + H(u)V = F(u)$ Polynomials o $F(u), H(u) \in GF(2^{n})[u]$ Ring • For genus *g* curve: **Finite Field** • $\deg(F(u)) = 2g+1$ • $\deg(H(u)) \leq g$



o Base Field: GF(2¹¹³)
o Genus *g* = 2

• Equation:

$$v^2 + uv = u^5 + u^2 + 1$$

o $F(u) = u^5 + u^2 + 1$
o $H(u) = u$



Algorithm

Finite Field Implementation

o Using a polynomial basis

• Need the following Finite Field Units:

- Addition
 - bitwise XOR
- Multiplication
 - for each bit, AND \rightarrow XOR \rightarrow SHL \rightarrow Reduce
- Squaring
 - space out lower bits, reduce upper bits
- Inversion
 - used [HHM00] method



Module	Cycles	Slices	Frequency
Addition	Combinatorial	No separate module created	
Multiplication	2 or 115	399	96 MHz
Squaring	2 or 59	186	124 MHz
Inversion	395 (avg)	1,631	98 MHz

Polynomial Implementation

o Polynomials over GF(2ⁿ), maximal degree 6
o Need the following Polynomial Units:

- Addition
 - bitwise XOR
- Multiplication, Squaring
 - same as FF, but over field elements, not bits
- Division
 - straight division algorithm implementation
- Greatest Common Divisor
 - Used a new method for computing GCD



• Want: $d = \gcd(a_1, a_2, a_3) = s_1a_1 + s_2a_2 + s_3a_3$ • If $\deg(a_1, a_2, a_3) \neq (2, 2, 1)$ use EEA; else:





Module	Cycles	Slices	Frequency
Addition	Combinatorial	791	83 MHz
Multiplication	2 to 353	1,561	64 MHz
Squaring	2 or 59	515	55 MHz
Division	2 to 2,300	8,337	80 MHz
GCD	1,270 (avg)	3,515	96 MHz
Norm	615 (avg)	2,488	71 MHz



More Efficient Architecture



Implementation Results

Module	Cycles	Slices	Frequency
Adder	4,750	16,600	45 MHz
Doubler	4,050	15,100	45 MHz

• Defined as:
$$kP = \sum_{i=1}^{k} P$$

o Use distributive property

- Express k in binary representation
- Compute a basis by repeatedly doubling P
- For each 1 in the binary representation of k, add the appropriate basis to compute kP

Theoretical Performance

- Point adder and point doubler operating in parallel
- Dependencies can allow the adder to get behind, but never ahead

Example, $k = 51_{10} = 110011_2$



• General case: D/G/1 Queue

- $\circ \Theta$ is an endomorphism of group G
- k_i be statistically independent, not equaling 0 with probability δ
- $\boldsymbol{o}\ \boldsymbol{\alpha}$ be the time to perform group addition
- β be the time required to compute $(k_i \Theta^i P)$ given $(\Theta^{i-1} P)$
- **ο** δα < β
- o devices operating in parallel

General case: D/G/1 Queue

• Expected time to compute

$$\left(\sum_{i=0}^{n-1} k_i \Theta^i\right) P = \sum_{i=0}^{n-1} k_i (\Theta^i P)$$

• is bounded above by

$$\frac{\alpha^2 \delta(1-\delta)}{2(\beta-\alpha\delta)} + \alpha\delta + (n-1)\beta$$

Overall Results

- Point multiplication can be achieved in 10.1 milliseconds
- Smallest Xilinx FPGA capable of supporting the design is the Virtex II 2VP30, which has 30,816 slices