IACR News item: 16 July 2015
Gorka Irazoqui, Thomas Eisenbarth, Berk Sunar
ePrint ReportHowever, slice selection methods are mostly unstudied, and processor manufacturers choose not to publish their designs, nor their design rationale.
In this paper, we present a tool that allows to recover the slice selection algorithm for Intel processors. The tool uses cache access information to derive equations that allow the reconstruction of the applied slice selection algorithm. Thereby, the tool provides essential information for performing last level cache attacks and enables further exploration of the behavior of modern caches.
The tool is successfully applied to a range of Intel CPUs with different slices and architectures. Results show that slice selection algorithms have become more complex over time by involving an increasing number of bits of the physical address. We also demonstrate that among the most recent processors, the slice selection algorithm depends on the number of CPU cores rather than the processor model.
Additional news items may be found on the IACR news page.