International Association for Cryptologic Research

International Association
for Cryptologic Research


Paper: Reconfigurable Hardware Implementations of Tweakable Enciphering Schemes

Cuauhtemoc Mancillas-Lopez
Debrup Chakraborty
Francisco Rodríguez-Henríquez
Search ePrint
Search Google
Abstract: Tweakable enciphering schemes are length preserving block cipher modes of operation that provide a strong pseudo-random permutation. It has been suggested that these schemes can be used as the main building blocks for achieving in-place disk encryption. In the past few years there has been an intense research activity towards constructing secure and efficient tweakable enciphering schemes. But, actual experimental performance data of these newly proposed schemes are yet to be reported. Accordingly, in this paper we present optimized FPGA implementations of five tweakable enciphering schemes, namely, HCH, HCTR, XCB, EME and TET, using a 128-bit AES core as the underlying block cipher. We report performance timings of these modes when using both, pipelined and sequential AES structures. The universal polynomial hash function included in the specification of HCH, HCHfp (a variant of HCH), HCTR, XCB and TET, was implemented using a Karatsuba-Ofman multiplier as the main building block. We provide detailed analyses of each of the schemes and their experimental performances achieved in various scenarios. Our experiments show that a sequential AES core is not an attractive option for the design of these modes as it leads to rather poor throughputs. In contrast, by using an encryption/decryption pipelined AES core we get a throughput of 3.67 Gbps for HCTR and by using a encryption only pipeline AES core we get a throughput of 5.71 Gbps for EME. The performance results reported in this paper provide experimental evidence that hardware implementations of tweakable enciphering schemes can actually match and even outperform the data rates achieved by state-of-the-technology disk controllers, thus showing that they might be used for achieving provably secure in-place hard disk encryption.
  title={Reconfigurable Hardware Implementations of Tweakable Enciphering Schemes},
  booktitle={IACR Eprint archive},
  keywords={secret-key cryptography / Block Ciphers, Modes of Operations,Tweakable Enciphering Schemes,  FPGA},
  note={An initial version published in Proceedings of Indocrypt  2007 13841 received 23 Nov 2007, last revised 23 Nov 2007},
  author={Cuauhtemoc Mancillas-Lopez and Debrup Chakraborty and Francisco Rodríguez-Henríquez},