

# Who watches the watchmen? : Utilizing Performance Monitors for Compromising keys of RSA on Intel Platforms

Sarani Bhattacharya<sup>1</sup> and Debdeep Mukhopadhyay<sup>1</sup>

Department of Computer Science and Engineering  
Indian Institute of Technology Kharagpur  
Kharagpur-721302, India

Contact E-mail: {sarani.bhattacharya, debdeep}@cse.iitkgp.ernet.in

**Abstract.** Asymmetric-key cryptographic algorithms when implemented on systems with branch predictors, are subjected to side-channel attacks exploiting the deterministic branch predictor behavior due to their key-dependent input sequences. We show that branch predictors can also leak information through the hardware performance monitors which are accessible by an adversary at the user-privilege level. This paper presents an iterative attack which target the key-bits of 1024 bit RSA, where in offline phase, the system's underlying branch predictor is approximated by a theoretical predictor in literature. Subsimulations are performed to classify the message-space into distinct partitions based on the event branch misprediction and the target key bit value. In online phase, we ascertain the secret key bit using branch mispredictions obtained from the hardware performance monitors which reflect the behavior of the underlying predictor hardware. We theoretically prove that the probability of success is equivalent to the accurate modelling of the theoretical predictor to the underlying system predictor. Experimentations reveal that the success-rate increases with message-count and reaches such a significant value so as to consider side-channel from the performance counters as a real threat to RSA-like ciphers due to the underlying branch predictors and needs to be considered for developing secured-systems.

**Keywords:** Branch misprediction, HPC, public-key cipher, side-channel.

## 1 Introduction

Micro-architectural features leave footprints in the processor which is often captured by side-channels. Side-channel attacks allow malicious user to gain access to sensitive data of the system under attack by monitoring power consumption, timing, or electro-magnetic radiation of the microprocessor. In recent micro-processors, various architectural components are incorporated in the system to improve the system performance and these are emerging as new sources of side-channel leakage.

In the pioneering work in [7] it was first shown that the time to process different inputs can be used as a side-channel information to find the exponent bits of the secret keys for RSA, Diffie-Hellman, DSS etc. In [1], the penalty for mispredicted branches in number of clock cycles is observed as side-channel to identify the data dependent operations of the public-key cryptosystem. On a standard RSA implementation, four different types of attacks were performed exploiting the Branch Prediction Unit (BPU) by using both synchronous and asynchronous techniques. Using timing as the side-channel in [1], the misprediction information is modeled to identify the secret key. While in the synchronous and asynchronous attacks the Branch Target Buffer (BTB) is modified by the attacker to surface the attack.

Hardware performance counters (HPCs) are a set of special- purpose registers to store the counts of hardware-related activities within the microprocessor. These counters contain rich source of information of the internal activities of the processor and hence can find usage for both attacks and their countermeasures. In [12], [11], these HPCs are exploited as side-channels for time based cache attacks. HPC L1 and L2 D-cache miss counters have been exploited as side-channels in [12] for performing timing based cache attacks on symmetric-key algorithms, like AES. While the paper shows that the HPCs can be used as potential source of leakage, the attacks were sensitive to noise introduced through loops, branches and also compiler optimizations to retain the tables. In this paper, we show that asymmetric ciphers like RSA, which does not have tables and have several branches and due to the underlying algorithm and the internal multipliers used, can be successfully attacked by monitoring the event branch miss through HPCs.

In this attack, we target the branch-predictors which were previously shown to lead to attacks using timing as side-channel [1]. Several research work has been developed to thwart these attacks by fuzzing the timestamp counters, adding noise etc. However, we show that powerful side-channels may still exist through the HPCs which monitor the branch misses at the user-privilege. Interestingly, we show through real experiments that though the underlying branch predictors are unknown, the attacker can approximate them by theoretical models which correlate well with the actual statistics of branch misses. Using these approximations, one can launch an attack and successfully recover a full 1024-bits key of RSA algorithm implemented with key bit dependent conditional operations. The modular exponentiation of RSA has been implemented using both naïve square and multiply and Montgomery ladder, while the underlying multiplication and squaring has been implemented using Montgomery’s method. The attack iteratively recovers the key bits and has two distinct phases:

- An offline phase, during which the system branch predictor is approximated by a theoretical model (namely, two-bit, two-level adaptive predictor) and is used to classify the message space into distinct partitions based on the event of branch misprediction and assuming the value of the  $i^{th}$  key bit.
- In the online phase, we perform the actual attack to ascertain the  $i^{th}$  key bit using the branch mispredictions obtained from the values of the performance monitors

which provides us with the real information of the branch miss due to the actual predictor hardware in the architecture.

We provide a theoretical proof to justify that the probability of success is equivalent to how closely the theoretical predictor models the underlying system predictor hardware to guess the  $i^{th}$  bit correctly. It is also noted that success probability increases with number of messages and reaches a significant value to consider the side-channels due to performance counters a real threat to RSA-like ciphers exploiting the underlying branch predictors. What makes this result more relevant is the fact that protections which fuzz the timing channels are not sufficient to thwart these attacks, and presents performance counters as a distinct side-channel which needs to be considered for developing secured systems.

In the later part of this paper, we extend our attack to the RSA-OAEP randomized padding procedure where we target the decryption phase of the implementation and the branch miss side-channel information of the entire decoding procedure can be successfully exploited to reveal the secret exponent.

The organization of the paper is as follows:- The following Section 2 provides a brief idea on modular exponentiation algorithms and some well-known predictor algorithms. In Section 3 we demonstrate the vulnerability due to the event “branch-misses” as side-channel. The attack algorithm is described in Section 4 with the detailed analysis on the retrieval of secret key bits in two phases. A formal analysis on the success of the algorithm is presented in Section 5. Section 6 provides the experimental validation for the attack strategy. A brief discussion on the future prospects of the work and some probable countermeasures are provided in Section 7 and final section concludes the work we present here.

## 2 Preliminaries

In this section, we provide a background on some key-concepts, which include some implementation algorithms for public-key ciphers and some well-known branch predictors which have been subjected to attack.

### 2.1 Exponentiation Algorithms and Underlying Multiplication Primitive

In RSA-like asymmetric-key cryptographic algorithms, inputs( $M$ ) are encrypted and decrypted by performing modular exponentiation with modulus  $N$  on public or private keys represented as  $n$  bit binary string. While during encryption the exponent( $e$ ) is public, the target for attackers is the exponentiation carried out while decryption, where the secret key( $d$ ) is used as the exponent. The most popular algorithm to implement modular exponentiation is the square and multiply algorithm. The square and multiply algorithm as described in Algorithm 1, performs squaring at each step, while there is a conditional multiplication operation which is performed only if the exponent bits are set. This algorithm performs unbalanced instruction execution conditioned on the exponent bits. Due to this

---

**Algorithm 1: Binary version of Square & Multiply Exponentiation**

---

```
begin
  S ← M ;
  for i from 1 to n - 1 do
    S ← S * S mod N ;
    if di = 1 then
      S ← S * M mod N ;
    end
  end
  return S ;
end
```

---

---

**Algorithm 2: Montgomery Ladder Algorithm**

---

```
begin
  R0 ← 1
  R1 ← M
  for i from 0 to n - 1 do
    if di = 0 then
      R1 ← (R0 * R1) mod N
      R0 ← (R0 * R0) mod N
    else if di = 1 then
      R0 ← (R0 * R1) mod N
      R1 ← (R1 * R1) mod N
    end
  end
  return R0
end
```

---

extra computation step(which is being conditioned on the secret exponent bit), simple power attacks (SPA) and timing attacks exploit this conditional instruction execution and eventually retrieves the secret exponent.

A naïve modification to protect the side-channel leakage of square and multiply exponentiation algorithm is to have a balanced instruction execution and is proposed in the Montgomery ladder algorithm [6] explained in Algorithm 2. This algorithm performs the entire exponentiation by alternatively modifying the values of two dummy variables depending on the exponent bits. Algorithm 2 has both “if” and “else” statements, and everytime one of the two possible sets of instructions are getting executed. Unlike the square and multiply, here the number of squarings and multiplications executed will always be constant and equal to the length of the key which inhibits simple power and timing attack.

A highly efficient algorithm for performing modular squaring and modular multiplication operation (in these modular exponentiation algorithms) is the Montgomery Multiplication Algorithm [9], since it avoids the time consuming integer division operation. Montgomery Multiplication as in Algorithm 3 computes modular multiplication of form  $a * b(\text{mod}N)$ . If the RSA modulus  $N$  is a  $k$ -bit number then a variable  $R$  is assumed to be  $2^k$ . Montgomery Multiplication calculates  $Z = A * B * R^{-1}(\text{mod}N)$  where  $A = a * R(\text{mod}N)$ ,  $B = b * R(\text{mod}N)$  and  $R^{-1} * R = 1(\text{mod}N)$ . There is an extra reduction step at the 4<sup>th</sup> line of the Algorithm 3 which is particularly of interest to the attackers. The conditional execution of the reduction statement depend on the inputs, thus can be exploited in modular exponentiation scenario to surface a timing attack.

In situations when both public key exponent  $e$  and input  $m$  are small then the modular exponentiation can be reverted efficiently and the encryption fails to ful-

---

**Algorithm 3: Montgomery Multiplication Algorithm**


---

```

begin
  S ← A * B ;
  S ← (S + (S * N-1 mod R) * N) / R ;
  if S > N then
    S ← S - N ;
  end
  return S ;
end

```


---

fill the criteria for asymmetric key ciphers. RSA being a deterministic algorithm is not semantically secure and an intelligent adversary can launch known ciphertext attacks on this cipher. This effectively leads to message padding schemes which encodes messages first then allows encryption on these encoded messages. In the next subsection a brief overview of randomized message padding procedure is provided.

## 2.2 RSA-OAEP Randomized Padding Scheme

RSA encryption along with PKCS#1 v1.5 encoding was shown to be insecure in [3] as it reveals information regarding the plaintexts by examining the ciphertext in polynomial time. To overcome this security problems of the chosen ciphertext attacks, OAEP encoding scheme was introduced to detect any manipulation while decrypting the ciphertext and outputs an error message if any tampering with the ciphertext is performed.

In RSA-OAEP randomized padding procedure, the public key encryption(as in modular exponentiation) is performed on the encoded message (which we refer to as the plaintext) instead of the original message(though in the previously stated algorithms the plaintext is same as the message). The decryption and decoding procedure in RSA-OAEP is reverse to the encryption process and is illustrated in Figure 9. The input ciphertext is decrypted with the secret key to reveal the plaintext. The plaintext while decoded as in Figure 9 refuses to output any message if the specifications of the decrypted ciphertext string is not met. The criteria are illustrated in diagonal boxes in the Figure 9 and if violated, the decoding process outputs "error message". The detailed specifications to the Mask Generation Function(MGF), hash function, selection of parameter and seed generation are provided in [10]. The existing side-channel attacks



**Fig. 1.** Decryption in RSA-OAEP procedure [8]

against this scheme exploits fault and timing analysis on three checking conditions separately to identify the ciphertexts (which can be decoded to messages successfully) in Chosen-ciphertext attacks.

This paper evaluates the security of implementations of public-key ciphers on standard processors using branch misses from the hardware performance counters (HPCs). The leakage is caused due to the presence of branch predictors in the modern architecture. Some of the very popular branch predictor algorithms are explained in the next subsection.

### 2.3 Dynamic Branch Predictor

The 2-bit dynamic branch predictor state machine is one of the various predictor algorithms that is most often used in practice [5]. This is a deterministic algorithm predicting next branch to be *taken* or *not taken* depending on the history of previously taken branches. In a 2-bit prediction scheme the predictor must miss twice before the prediction changes. But conditional branches that occurs in a regular recurring pattern are not predicted well by this bimodal predictor.

In such cases a two-level adaptive predictor [13] works better as the predictor remembers the last  $k$  occurrences of a branch instruction and uses a  $s$ -bit prediction function (such as a  $s$ -bit predictor) for each of the  $2^k$  history of patterns. The first level of the two level adaptive predictor uses a *branch history register*, which is a shift register storing the history of the last  $k$  branches. The branch history register indices to a second level called *pattern history table*, which can hold  $2^k$  entries, each of  $s$  bits. When a conditional branch B is getting predicted, content of the  $k$  bit history register is the address to pattern history table.

In the next section we will provide a brief motivation for considering branch misses from performance counters as side-channel to attack public-key ciphers.

## 3 Modelling Branch Miss as Side-Channel from HPC

### 3.1 Using event Branch-misses as Side-channel

In this work, hardware performance counters (HPCs) are exploited to monitor side-channel information of the **number of branch misses** on the **square and multiply** exponentiation algorithm which uses Montgomery multiplication algorithm as subroutine for the operations like squaring and multiplication. As observed in Algorithm 1, the code while in execution can proceed in any of two paths, since the multiplication operation is performed only if the particular exponent bit is set. In addition to this, the Montgomery multiplication subroutine used for the squaring and multiplication operation also has an extra conditional reduction statement which gets executed when the intermediate input exceeds the modulus  $N$ . Thus, there exists a side-channel information via the hardware performance event “**branch-misses**”. Though timing side-channel can also be used to monitor the misprediction delays due to branch misses but when we wish to exploit only the branch mispredictions, measuring the time of a misprediction

delay (of an event when measured from a multitasking system) is less significant compared to actually monitoring the event branch misses through HPCs.

The side-channel leakage through branch miss is caused due to the presence of underlying branch predictor in architecture. Branch misses rely on the ability of the branch predictor to correctly predict future branches to be taken. If the prediction is false, the instruction pipeline is flushed leading to a branch miss. Thus the branch predictors play a major role in correctly predicting the next target instruction and reducing the misprediction penalty.

The performance counters leak information of branch misses while exponentiation operation is performed on the secret exponent bits for the public-key ciphers. The profiling of the HPCs can be done using performance monitoring tools and is considered as a side-channel source since it provides a simple user interface to different hardware event counts.


### 3.2 Strong correlation between two-bit predictor and system branch predictor

State machine of the 2-bit dynamic predictor as explained in Section 2.3 has been extensively used as an underlying predictor in the older versions of the Intel family of microprocessors [4]. But the actual predictor structure in architecture (inbuilt in the recent processors) is not disclosed by the processor manufacturers. In order to monitor the information of branch misses from the HPCs, we aim to exploit a strong correlation of branch misses from the actual inbuilt predictor and some of the well-known predictor algorithms. In order to approximate the branch mispredictions from system's underlying predictor algorithm, we first made an installation of Perf tool on Linux OS Ubuntu 12.04.1 LTS to monitor the event "branch-misses", which indicates number of branch mispredictions suffered by an executable. **The following command can be executed at the user privilege.**

```
$ perf stat -e branch-misses executable-name
```

With the aim of approximating the underlying system predictor with the well known 2-bit dynamic predictor, branch misses for performing exponentiation are observed on 10000 separate random keystream, each of 1024 bits on Intel i5 platform. An observation on the number of branch misses simulated from the 2-bit dynamic predictor and the corresponding branch misses as obtained through performance counter values is illustrated in Figure 2. Two sets of information are correlated in the following manner

- Each of these 1024 bit random key is simulated on 2-bit dynamic predictor and the number of branch misses are observed for each of them.
- The number of branch misses are also observed from the performance monitoring tool over the square and multiply exponentiation algorithm for each of the random keystreams. The branch miss information for a particular key is averaged after exponentiations over 1000 inputs to reduce noise.
- The number of branch misses obtained from performance counters is found to be increasing as the total number of predicted branch misses on a key-stream increases as in Figure 2.



**Fig. 2.** Variation of branch-misses from performance counters with increase in branch miss from 2-bit predictor algorithm

The absolute values of branch misses obtained from HPCs as plotted in Figure 2 are much larger than the theoretically simulated values of the 2-bit predictor algorithm. It may appear to the observer to be counter-intuitive since the actual branch predictors in hardware are much sophisticated compared to the primitive 2-bit dynamic predictor. But the rationale behind this may be explained as that the HPCs report branch miss statistics for the entire execution of the executable and thus are affected by the environmental running processes as well.

A direct correlation is observed in Figure 2 for the branch misses from performance counters and branch misses from the simulated 2-bit dynamic predictor over a sample of exponent bitstream. This confirms our assumption of 2-bit dynamic predictor being an approximation to the underlying system branch predictor and in our work, we modelled this strong effect of the bimodal predictor to exploit the side-channel leakage of branch misses from the performance counters. As a further extension, we also perform the attack by approximating the branch predictor by a two level adaptive predictor, where the second level is a dynamic 2-bit predictor model itself. We later show that the accuracy of our attack improves with the correlation between the actual and the model assumed, which is quite high as also supported by our experiments.

#### 4 Attack Algorithm featuring Performance counters monitoring branch misses

In the attack algorithm, we claim to identify the secret bit by utilizing the behavior of the well known predictor algorithms as an approximation to underlying system branch predictor, to simulate the mispredictions for initial known secret exponent bits over each input ciphertexts. Later we perform an analysis phase based on branch misprediction information from actual HPCs to reveal secret bits. The attack is an adaptation of direct timing attack demonstrated in [1], where the paper talks about observing a separation in timing between distinct input sets, the sets being separated by a hypothetical predictor algorithm. The hypothetical attack scenario presented in [1] cannot be implemented on real systems until and unless the adversary gets to know the actual structure of the branch predictor architecture of the target system. None of the leading processor manufacturers publish their architectural details since this puts their intellectual



property at risk, making the whole idea of proposed attack unrealistic. In this present work, we extend the attack algorithm and the novelty of the work lies in the fact that the adversary, inspite of having no knowledge of the underlying architecture, can actually target real systems and reveal secret exponent bits, exploiting the branch miss as side-channel from HPCs. In order to target real systems, we perform the subsimulations on some well-known predictors like 2-bit dynamic predictor and two-level adaptive predictor as they approximate the real predictor to a great extent in order to partition the entire ciphertext set into smaller ones. In the latter phase, we perform actual experiments using branch misses from HPCs as side-channel to ascertain the secret bit.

#### 4.1 Threat Model for the attack

The basic assumptions of the attack is that the adversary targets the modular exponentiation while RSA decryption is taking place. The attacker knows the first  $i$  bits of the private key and he wants to determine next unknown bit  $d_i$  of the key  $(d_0, d_1, \dots, d_i, \dots, d_{n-1})$ . The attack algorithm runs in two phases, where in the offline phase for an input  $m$ , the attacker can only simulate for the partially known bits and the assumed target bit. In this phase, the subsimulations for each input is fed to a predictor model to generate mispredictions and based on this event misprediction, the entire ciphertext set is partitioned. The adversary neither has an access to the HPCs nor any access to do a partial computation on the target machine. Whereas in the online phase, the adversary can only observe branch misses over entire secret key for various input ciphertexts. In this phase, the attacker is not allowed to perform any subsimulation on the secret key.

In the next subsection, we present an iterative attack algorithm in two phases where the following analysis can be performed to identify individual secret key bits one after another.

#### 4.2 Offline Phase

In this phase, the adversary partitions a sample input set  $M$  by simulating the branch mispredictions for the conditional reduction of Montgomery multiplication at the  $(i + 1)^{th}$  squaring step of Square and multiply algorithm. For any input  $m \in M$ , the attacker can simulate the execution of the exponentiation algorithm for the initial  $i$  bits (that are already known) and can generate a trace of branches as  $(t_{m,1}, t_{m,2}, \dots, t_{m,i})$  following steps of Algorithm 1, 3. Here  $t_{m,i}$  is simulated as either a taken or not taken branch depending whether the conditional reduction branch statement at the  $i^{th}$  squaring operation is being executed. As we already have the knowledge of bits  $(d_0, d_1, \dots, d_{i-1})$ , the trace of branches can be simulated by the attacker as  $(t_{m,1}, t_{m,2}, \dots, t_{m,i})$ .

At this stage, the adversary assumes both  $d_i = 0$  and 1, and separately does the following analysis in the offline phase. Under the assumption of  $d_i$  having value  $j$ , where  $j \in \{0, 1\}$ , appropriate value of  $t_{m,i+1}^j$  is simulated. This situation is illustrated in Figure 3. The  $(i + 1)^{th}$  squaring (being executed by Montgomery



---

### Algorithm 4: Adversary Attack Algorithm

---

```

Input:  $(d_0, d_1, \dots, d_{i-1}), M$ 
Output: Probable next bit  $nb_i$ 
begin
  Offline Phase;
  for  $\forall m \in M$  do
    Generate taken/ not-taken trace for input  $m$  as  $t_{m,1}, t_{m,2}, \dots, t_{m,i}$ ;
    Assume  $d_i = 0$ , generate  $t_{m,i+1}^0$ ;
    Similarly, assume  $d_i = 1$ , generate  $t_{m,i+1}^1$ ;
     $p_{m,i+1} = T(t_{m,1}, t_{m,2}, \dots, t_{m,i})$ ;
    if  $p_{m,i+1} = t_{m,i+1}^1$  then
      | Add  $m$  to  $M_1$ ;
    end
    else
      | Add  $m$  to  $M_2$ ;
    end
    if  $p_{m,i+1} = t_{m,i+1}^0$  then
      | Add  $m$  to  $M_3$ ;
    end
    else
      | Add  $m$  to  $M_4$ ;
    end
  end
  Remove Duplicate Ciphertexts in the sets  $M_1, M_3$  and  $M_2, M_4$ ;
  Online Phase;
  Observe distribution of branch misses from performance counters as  $\mathcal{M}_{M_1}, \mathcal{M}_{M_2}, \mathcal{M}_{M_3}, \mathcal{M}_{M_4}$ ;
  if  $(avg(\mathcal{M}_{M_2}) > avg(\mathcal{M}_{M_1}))$  and  $(avg(\mathcal{M}_{M_4}) < avg(\mathcal{M}_{M_3}))$  then
    |  $nb_i = 1$ ;
  end
  if  $(avg(\mathcal{M}_{M_4}) > avg(\mathcal{M}_{M_3}))$  and  $(avg(\mathcal{M}_{M_2}) < avg(\mathcal{M}_{M_1}))$  then
    |  $nb_i = 0$ ;
  end
  return  $nb_i$ ;
end

```

---

taken and not taken branches (two traces correspond to squarings at line 7 and 9 respectively) for the partially known key. Similar to the previous strategy in order to identify the secret bit  $d_i$ , we assume the target bit  $d_i$  to be both 0 and 1 and separate ciphertext into 4 sets. When we assume  $d_i = 0$ , then mispredictions are simulated over the trace corresponding to line 7 and alternatively for line 9 when  $d_i = 1$ . The partitioning of ciphertexts as well as the Online phase are exactly same as explained for the square and multiply algorithm.

#### 4.3 Online Phase

In the Online phase, branch misses from the HPCs are monitored for execution of cipher over the entire secret key for each ciphertexts in all of the 4 sets while the RSA decryption is taking place. Let the branch mispredictions observed  $\forall m \in M$  from the HPCs for decryption of the cipher, forms a distribution of branch misses and we denote such distribution as  $\mathcal{M}$ . Branch misses for exponentiation are monitored on each ciphertexts for these 4 separate sets  $M_1, M_2, M_3, M_4$  for the entire secret key and results in 4 distinct distributions  $\mathcal{M}_{M_1}$ , and so on.

Since the  $i^{th}$  bit of the exponent can either be 0 or 1 and cannot be both at the same time, intuitively from these two pair of sets -  $(M_1, M_2)$  and  $(M_3, M_4)$ , one of the pair corresponding to the correct assumption of  $d_i$  will show a consistent positive difference in the observed branch misses while in the other pair, the differences will be zero or negative. This is due to the fact, if the classification is correct, then expected mispredictions of one set (which stores the ciphertexts

causing a misprediction) should be greater than the other set. If the guess is wrong, the classification being random does not exhibit this statistics.

The probable next bit is decided following the Algorithm 4.

- If  $(avg(\mathcal{M}_{M_2}) > avg(\mathcal{M}_{M_1}))$  and  $(avg(\mathcal{M}_{M_4}) < avg(\mathcal{M}_{M_3}))$ , then the next bit  $(nb_i) = 1$
- Otherwise, if  $(avg(\mathcal{M}_{M_4}) > avg(\mathcal{M}_{M_3}))$  and  $(avg(\mathcal{M}_{M_2}) < avg(\mathcal{M}_{M_1}))$  then, next bit  $(nb_i) = 0$

## 5 Formally modelling the Success

In this section we claim that the success of correctly identifying the actual key bits can be alternatively stated as, how closely the theoretical dynamic 2-bit predictor follows the real predictor which is inbuilt in the processor.

In the Offline phase of the attack algorithm, for an assumption of the secret bit the set of ciphertexts  $M$  was separated in two disjoint sets based on the criteria whether they suffer from a simulated misprediction at the conditional reduction statement of  $(i + 1)^{th}$  squaring step. Essentially in the offline phase,

$$\Pr[m_1 \in M_1] = \Pr[p_{m_1, i+1} = t_{m_1, i+1}^1]$$

$$\Pr[m_2 \in M_2] = \Pr[p_{m_2, i+1} \neq t_{m_2, i+1}^1] \text{ (assuming } d_i = 1)$$

$$\text{and, } \Pr[m_3 \in M_3] = \Pr[p_{m_3, i+1} = t_{m_3, i+1}^0]$$

$$\Pr[m_4 \in M_4] = \Pr[p_{m_4, i+1} \neq t_{m_4, i+1}^0] \text{ (assuming } d_i = 0)$$

Also, since we remove duplicate elements from  $(M_1, M_3)$  and  $(M_2, M_4)$  in the Offline Phase, for any input  $m$ , if  $m \in M_1$  then  $m \notin M_3$ , thus  $m \in M_4$ . Alternatively, we can say,  $\forall m \in M$ ,  $t_{m, i+1}^0 \neq t_{m, i+1}^1$ .

While in the Online Phase, let  $nb_i$  be the bit which the attacker concludes to be the next secret bit by monitoring branch misses from HPCs for the corresponding plaintext sets following the attack algorithm. Let the expectation of the distribution of branch misses  $(\mathcal{M}_M, \forall m \in M)$  be  $\overline{\mathcal{M}_M}$ . Thus we can decide the next bit defining the following probabilities, for  $\forall m_i \in M_i, i \in 1, 2, 3, 4$  as:

$$\Pr[nb_i = 0] = \Pr[(\overline{\mathcal{M}_{M_4}} - \overline{\mathcal{M}_{M_3}}) > 0 \wedge (\overline{\mathcal{M}_{M_2}} - \overline{\mathcal{M}_{M_1}}) < 0]$$

$\Pr[nb_i = 1] = \Pr[(\overline{\mathcal{M}_{M_2}} - \overline{\mathcal{M}_{M_1}}) > 0 \wedge (\overline{\mathcal{M}_{M_4}} - \overline{\mathcal{M}_{M_3}}) < 0]$ . These **observed mispredictions** are actually affected by the deterministic algorithm of underlying real predictor of the system. Let us assume that the real predictor inbuilt in the system be  $R$  and  $(i + 1)^{th}$  bit predicted by the real predictor for the known trace is  $r_{m, i+1}$  for input  $m$ . Let the  $i + 1^{th}$  branch instruction has trace  $B_{m, i+1}$  for unknown bit  $d_i$ . If  $d_i = 0$ , then  $B_{m, i+1} = t_{m, i+1}^0$ , otherwise if  $d_i = 1$ ,  $B_{m, i+1} = t_{m, i+1}^1$ . Thus we can rewrite the previous equation as

$$\begin{aligned} \Pr[nb_i = 0] &= \Pr[(\overline{\mathcal{M}_{M_4}} - \overline{\mathcal{M}_{M_3}}) > 0 \wedge (\overline{\mathcal{M}_{M_2}} - \overline{\mathcal{M}_{M_1}}) < 0] \\ &= \Pr[(r_{m_4, i+1} \neq B_{m_4, i+1}) \wedge (r_{m_3, i+1} = B_{m_3, i+1}) \wedge (r_{m_2, i+1} = B_{m_2, i+1}) \wedge (r_{m_1, i+1} \neq B_{m_1, i+1})] \end{aligned}$$

Similarly,

$$\begin{aligned} \Pr[nb_i = 1] &= \Pr[(\overline{\mathcal{M}_{M_2}} - \overline{\mathcal{M}_{M_1}}) > 0 \wedge (\overline{\mathcal{M}_{M_4}} - \overline{\mathcal{M}_{M_3}}) < 0] \\ &= \Pr[(r_{m_2, i+1} \neq B_{m_2, i+1}) \wedge (r_{m_1, i+1} = B_{m_1, i+1}) \wedge (r_{m_4, i+1} = B_{m_4, i+1}) \wedge (r_{m_3, i+1} \neq B_{m_3, i+1})] \end{aligned}$$

Since an attacker is unaware of the underlying predictor model, the correctness of separation relies on the criteria that how closely the theoretical predictor approximates the real one. Thus the extent of correct partitioning of the random ciphertext set relies on the efficiency of the theoretical predictor model. We define the event *Success* as true if the maximum difference in branch misses is observed from HPCs over input sets for the correct assumption. In other words,

- If difference in average branch miss  $(\overline{\mathcal{M}_{M_4}} - \overline{\mathcal{M}_{M_3}}) > 0$ ,  $(\overline{\mathcal{M}_{M_2}} - \overline{\mathcal{M}_{M_1}}) < 0$  and the secret bit is actually 0.
- If difference in branch miss  $(\overline{\mathcal{M}_{M_2}} - \overline{\mathcal{M}_{M_1}}) > 0$ ,  $(\overline{\mathcal{M}_{M_4}} - \overline{\mathcal{M}_{M_3}}) < 0$  and the secret bit is actually 1. Thus,

$$\begin{aligned} \Pr(\text{Success}) &= \Pr[nb_i = d_i] = \Pr[nb_i = 0 \wedge d_i = 0] + \Pr[nb_i = 1 \wedge d_i = 1] \\ &= \Pr[nb_i = 0 \mid d_i = 0] \cdot \Pr[d_i = 0] + \Pr[nb_i = 1 \mid d_i = 1] \cdot \Pr[d_i = 1] \end{aligned}$$

If  $d_i = 0$ , we replace  $B_{m,i+1} = t_{m,i+1}^0$  in Equation 1 as,

$$\begin{aligned} \Pr[nb_i = 0 \mid d_i = 0] &= \Pr[(r_{m_4,i+1} \neq t_{m_4,i+1}^0) \wedge (r_{m_3,i+1} = t_{m_3,i+1}^0) \wedge (r_{m_2,i+1} = t_{m_2,i+1}^0) \wedge (r_{m_1,i+1} \neq t_{m_1,i+1}^0)] \\ &= \Pr[(r_{m_4,i+1} \neq t_{m_4,i+1}^0) \wedge (r_{m_3,i+1} = t_{m_3,i+1}^0) \wedge (r_{m_2,i+1} \neq t_{m_2,i+1}^1) \wedge (r_{m_1,i+1} = t_{m_1,i+1}^1)] \\ &\quad (\text{since } t_{m_2,i+1}^0 \neq t_{m_2,i+1}^1 \text{ and } t_{m_1,i+1}^1 \neq t_{m_1,i+1}^0) \end{aligned}$$

Substituting the events from Offline Phase,

$$\begin{aligned} \Pr[nb_i = 0 \mid d_i = 0] &= \Pr[(r_{m_4,i+1} = p_{m_4,i+1}) \wedge (r_{m_3,i+1} = p_{m_3,i+1}) \wedge (r_{m_2,i+1} = p_{m_2,i+1}) \wedge (r_{m_1,i+1} = p_{m_1,i+1})] \\ &= \Pr[(r_{m,i+1} = p_{m,i+1})] \end{aligned}$$

Similar calculations reveal,

$$\Pr[nb_i = 1 \mid d_i = 1] = \Pr[(r_{m,i+1} = p_{m,i+1})]$$

Thus, combining equations we get,


$$\begin{aligned} \Pr(\text{Success}) &= \Pr[r_{m,i+1} = p_{m,i+1}] \cdot [\Pr(d_i = 0) + \Pr(d_i = 1)] \\ &= \Pr[r_{m,i+1} = p_{m,i+1}] \end{aligned}$$

Thus we conclude from this that the probability of success is equal to the probability that the theoretical predictor closely models the real predictor.

## 6 Experimental Validation for the Online Phase of the Attack

In this section we present the validation of previous discussion through experiments. The experiments are performed on RSA algorithm, the exponents being 1024 bits. The experiments are performed on various Intel processors like Intel Core-2 Duo E7400, Intel Core i3 M350 and Intel Core i5-3470. We illustrate our results by varying following parameters:

- Branch misses from performance counters are captured from the statistic reported by the Perf tool for executables running Square and Multiply algorithm and Montgomery Ladder algorithm using Montgomery multiplication subroutine for performing squaring and multiplications.



**Fig. 4.** Branch misses from HPCs on square and multiply correctly identifies secret bit  $d_i = 1$ , ciphertext set partitioned by simulated misses of two-level adaptive predictor


- The exponentiations are computed for random inputs of 64 bits that are randomly chosen.
- The performance counter measurements are observed over say  $L$  number of inputs. In between every iteration, we perform dummy exponentiation with randomly generated key-bits to flush the effect of the previous iterations from the predictor.
- The entire process is repeated for  $I$  number of iterations.

The offline phase of the attack separates a big pool of random inputs  $M$  into sets  $M_1$ ,  $M_2$ ,  $M_3$  and  $M_4$  based on mispredictions being simulated and results are furnished using 2-bit prediction as well as two-level adaptive predictor.

### 6.1 Experiments on Square and Multiply and Montgomery Ladder Algorithm

Initially the attack is performed on the square and multiply exponentiation implementation targeting the conditional reduction of the  $(i + 1)^{th}$  squaring step. Figure 4 shows the correct and incorrect separations for all 4 sets (separated by simulations over two-level adaptive predictor) for the randomly chosen  $548^{th}$  bit location of the target key-stream. Figure 4(a) plots average branch misses observed from performance counters for each elements in set  $M_1$  and  $M_2$  (each set having  $L = 1000$  elements) and the experiment is repeated over  $I = 1000$  iterations in order to check the consistency of the output. It is evident from the figure that in most of the iterations the average branch miss for set  $M_2$  is more than the branch misses for set  $M_1$  (as expected). On the contrary, Figure 4(b) plots average branch misses observed from performance counters for each elements in set  $M_3$  and  $M_4$ . But we observe an incorrect separation as in most of this case, ciphertexts in set  $M_4$  is having lesser branch misses than in set  $M_3$  which is incorrect since theoretically it should be the reverse. Thus from this two figures, the correct exponent can be easily identified showing correct difference in branch misses.

The offline phase for Montgomery Ladder implementation slightly differs from the square and multiply algorithm as appears in Section 4.2. The separation



**Fig. 5.** Branch misses from HPCs on Montgomery Ladder correctly identifies secret bit  $d_i = 1$ , ciphertext set partitioned by simulated misses of two-level adaptive predictor


of inputs are performed based on two separate subsimulated traces, and the misprediction is simulated selecting one of them depending on the assumption of the secret bit. The online phase of the attack is carried out similar to the previous experiment having  $L = 1000$  and  $I = 1000$ . Figure 5(a), 5(b) shows the correct and incorrect assumptions of the target location for all the 4 ciphertext sets (separated by simulations over two-level adaptive predictor), which illustrates that it can identify the target secret bit correctly. In the following subsection, timing is used as side-channel instead of branch miss in the same experimental scenario but unlike branch miss, timing information fails to reveal the secret bit.

## 6.2 Comparing timing as side-channel to branch misses from HPC


Timing side-channel as compared to branch misses will require significantly larger number of random inputs so that the adversary can identify next bit correctly. To establish our claim, similar experiments as previous has been experimented with parameters  $L = 1000$  and  $I = 1000$  and the execution time of the exponentiations over the entire secret key is monitored. Figure 6(a), (b) illustrates that there is no clear demarcation so as to identify the secret bit. The timing side-channel has to be observed on significantly huge number of inputs to observe the accuracy that the adversary is able to observe using branch misses from HPCs. Thus we conclude that branch misses from HPCs can be viewed as stronger side-channel while exploiting the vulnerabilities of public-key ciphers.

## 6.3 Variation of parameters such as Number of Inputs (L) and Iteration (I)

Figure 7, 8 shows the variation of the differences in branch misses for the 4 ciphertext sets respectively. In these experiments the ciphertext sets are separated by simulation from the 2-bit dynamic predictor. Thus, from the experimental results as illustrated in Figure 7, 8, we can conclude that the identification of secret bit requires reasonably smaller number of inputs(L) (compared to timing side-channel) and the results are consistent across several iterations(I).




(a) Correct Assumption  $d_i = 1$




(b) Incorrect Assumption  $d_i = 0$

**Fig. 6.** No identification of secret bit is possible using timing as side-channel with  $L = 1000$  and  $I = 1000$




(a) Correct Assumption  $d_i = 1$




(b) Incorrect Assumption  $d_i = 0$

**Fig. 7.** Variation in the separation of branch misses for correct secret bit = 1 showing positive difference for  $M_1$  and  $M_2$  with the increase of number of ciphertexts( $L$ ),  $I = 100$



(a) Incorrect Assumption  $d_i = 1$




(b) Correct Assumption  $d_i = 0$

**Fig. 8.** Variation in the separation of branch misses for correct secret bit = 0 showing positive difference for  $M_3, M_4$  with the increase in number of iteration( $I$ ),  $L = 1000$

## 6.4 Revealing Secret Exponent in RSA-OAEP Randomized Padding Procedure

In this section, we adapt the attack model described in the Section 4 to reveal the secret exponent in the RSA-OAEP padding procedure. A brief description





**Fig. 9.** Branch misses from HPCs on RSA-OAEP implementation, correctly identifies secret bit  $d_i = 1$ , ciphertext set partitioned by simulated misses of bimodal predictor

of the padding scheme is presented in Section 2.2 and we present its vulnerabilities with respect to the present attack scenario. In this paper we target the decryption phase of the RSA-OAEP algorithm. The correctness check on the decrypted input is done after the exponentiation over the secret exponent has been performed. The entire decryption and decoding is operated over a set of randomly generated ciphertexts which may not output valid messages (as they might fail to satisfy all criteria to output valid message). But in this process of the exponentiation operation, the unknown secret exponent gets leaked through branch mispredictions. The offline phase as in Algorithm 4 can be constructed for each ciphertext from the randomly generated set and the online measurements of branch misses over the separate sets eventually reveals the correct guess.

We performed the experiments with a Montgomery Ladder implementation of RSA decryption followed by the *RSA\_padding\_check\_PKCS1\_OAEP()* function from the OpenSSL 1.0.0 library which performs the RSA-OAEP decoding. The experimental results for the RSA-OAEP decryption procedure is illustrated in Figure 6.4(a) and 6.4(b) which clearly shows that for the actual secret bit there is a correct separation while incorrect separation can be observed for the wrong guess. Thus it be stated that, even though Randomized message padding encryptions make ciphers semantically secure, it cannot guarantee security against this attack as the side-channel leakage through branch miss event can be intelligently exploited to reveal the individual key bits one after another, while the exponentiation operation is being performed on the secret exponent for each randomly generated ciphertexts.

## 7 Discussions

Branching and conditional statements has been first targeted by side-channel cryptanalysts exploiting timing as side-channel. There has been several countermeasures like fuzzifying timestamp counters, constant time implementations which have been proposed in literature to thwart the attacks from timing variations. But in most of these countermeasures, threat exists through HPCs as

side-channel since the sequence of conditional statements that are being executed remains dependent on the key bits. In the present work though we have illustrated the attacks on RSA-like asymmetric key ciphers but this work can be extended to standard Double and Add Algorithm which is used to implement Elliptic Curve Scalar Multiplication. This forms the basis of the future scope of the study. We propose some of the feasible algorithmic countermeasures which are capable to thwart the present attack:

- Our attack targets the conditional reduction statement of Montgomery Multiplication(MM) and identifies secret key bits on observing branch miss distribution over separate ciphertext sets. If input to MM algorithm is masked such that 2 random numbers are generated at runtime and inputs are modified as  $(a_r = a + r_1)$  and  $(b_r = b + r_2)$ , the branch predictor observes conditional branches which depend on  $r_1, r_2$ . However the final product is  $a * b$  as effect of  $r_1, r_2$  can be nullified by adding correction terms. This masking strategy will prevent the adversary from simulating branch miss, since  $r_1, r_2$  are randomly generated at run time.
- There are other implementations of RSA, like CRT-RSA, which can be more resistant against the proposed attacks, since the adversary cannot perform the necessary subsimulations without knowing the prime factors of the RSA modulus.

However in context to such implementations, the performance counters can still pose a threatening side-channel, if stronger attack models are considered. For example, if the adversary is capable of introducing a transient bit fault in the secret exponent, and observes the differences in the values of the performance counters, leakages due to the branch predictor still occurs [2].

All these experiments, show that HPCs form a threatening side-channel for the existing implementations of RSA-like public key ciphers and any such implementation which has branching statements conditioned on secret key bits are vulnerable to attacks exploiting branch misprediction information from HPCs. This side-channel should also be considered along with other well-known side-channels like timing, power, and faults. The information provided by the Performance Counters should be possibly computed to provide the user means to access the performance, without providing a mechanism to extract secret information.

## 8 Conclusion

This paper shows that HPCs, which are used as performance monitors (watchmen) in modern computer systems can be utilized to retrieve the secret keys by reasonably modelled adversaries. The attack that we illustrate exploit the characteristics of branch predictor and show formally that the leakage of the key increases with the ability of the attacker to model the predictor more accurately. The experimental results clearly present the correct identification of the secret bits of 1024 bit RSA running on real life Intel platforms. We follow by a claim that branch misses from HPCs are indeed more significant side-channel compared to timing. For future work these experiments should be widened to model secure predictors which will inherently prevent information leakage.

## References

1. Aciğmez, O., Çetin Kaya Koç, Seifert, J.P.: Predicting Secret Keys Via Branch Prediction. In: Abe, M. (ed.) CT-RSA. Lecture Notes in Computer Science, vol. 4377, pp. 225–242. Springer (2007)
2. Bhattacharya, S., Mukhopadhyay, D.: Fault attack revealing secret keys of exponentiation algorithms from branch prediction misses. IACR Cryptology ePrint Archive 2014, 790 (2014), <http://eprint.iacr.org/2014/790>
3. Bleichenbacher, D.: Chosen ciphertext attacks against protocols based on the RSA encryption standard PKCS #1. In: Krawczyk, H. (ed.) Advances in Cryptology - CRYPTO '98, 18th Annual International Cryptology Conference, Santa Barbara, California, USA, August 23-27, 1998, Proceedings. Lecture Notes in Computer Science, vol. 1462, pp. 1–12. Springer (1998), <http://dx.doi.org/10.1007/BFb0055716>
4. Fog, A.: The Microarchitecture of Intel and AMD CPU's, An Optimization Guide for Assembly Programmers and Compiler Makers (2009)
5. Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach, 4th Edition. Morgan Kaufmann (2006)
6. Joye, M., Yen, S.M.: The montgomery powering ladder. In: Jr., B.S.K., Çetin Kaya Koç, Paar, C. (eds.) CHES. Lecture Notes in Computer Science, vol. 2523, pp. 291–302. Springer (2002)
7. Kocher, P.C.: Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems. In: Koblitz, N. (ed.) CRYPTO '96: Proceedings of the 16th Annual International Cryptology Conference on Advances in Cryptology. Lecture Notes in Computer Science, vol. 1109, pp. 104–113. Springer-Verlag, London, UK (1996)
8. Manger, J.: A chosen ciphertext attack on rsa optimal asymmetric encryption padding (oaep) as standardized in pkcs 1 v2.0. In: CRYPTO. pp. 230–238 (2001)
9. Montgomery, P.L.: Modular Multiplication without Trial Division. Mathematics of Computation 44(170), 519–521 (1985)
10. RSA Laboratories, R.S.I.: Rsaes-oaep encryption scheme (2000)
11. Tiri, K., Aciğmez, O., Neve, M., Andersen, F.: An analytical model for time-driven cache attacks. In: Biryukov, A. (ed.) Fast Software Encryption, 14th International Workshop, FSE 2007, Luxembourg, Luxembourg, March 26-28, 2007, Revised Selected Papers. Lecture Notes in Computer Science, vol. 4593, pp. 399–413. Springer (2007)
12. Uhsadel, L., Georges, A., Verbauwhede, I.: Exploiting hardware performance counters. In: Breveglieri, L., Gueron, S., Koren, I., Naccache, D., Seifert, J.P. (eds.) FDTC. pp. 59–67. IEEE Computer Society (2008)
13. Yeh, T.Y., Patt, Y.N.: Two-level adaptive training branch prediction. In: MICRO. pp. 51–61 (1991)