

The state-of-the-art in Semiconductor Reverse Engineering at Chipworks

Randy Torrance 9th September 2009



- About Us
- The What and Why of Reverse Engineering
- Product Teardowns
- System Analysis
- Process Analysis
- Circuit Analysis
- Putting it all together: A Case Study





- Chipworks is a reverse engineering services company, based in Ottawa, Canada, with offices around the world providing semiconductor companies with:
- <u>Technical Intelligence</u> to engineers and business unit managers to give you a technical view of your competition.
- <u>Patent Intelligence</u> to IP groups and law firms providing technical intellectual property services to support licensing negotiations and patent portfolio development.



INSIDETECHNOLOGY Reverse Engineering – What is it?

- In the semiconductor industry, reverse engineering (RE) can be:
 - Product Teardowns what chips are used
 - System Analysis how chips are used
 - Circuit Analysis how chips work
 - Process Analysis how chips are built, and what are they made of



Reverse Engineering - Is it legal?

Reverse Engineering is protected by the Semiconductor Chip Protection Act:

Title 17. Copy rights

Chapter 9. Protection of Semiconductor Chip Products

906. Limitations on exclusive rights; reverse engineering; first

- (a) Notwithstanding the provisions of section 905, <u>it is not an infringement of</u> <u>the exclusive rights of the owner of a mask</u> for –
 - A person to reproduce the mask work solely for the purpose of teaching, analyzing, or <u>evaluating the concepts or techniques</u> <u>embodied in the mask work</u> or the circuitry. Logic flow, or organization used in the mask work; or
 - (2) A person who performs the analysis or evaluation described in paragraph (1) to incorporate the results of such conduct in an original mask work which is made to be distributed





Why Reverse Engineer?

Patent Intelligence:

- To determine if others are infringing your patents
- To find prior art to invalidate others patents

Technical Intelligence:

- To benchmark your designs versus your competitors
- To see new and innovative techniques
- To understand best practices

Verification:

To understand how secure your own chips are





The Start to Reverse Engineering

Product Teardown – example: Apple's iPhone





iPhone Product Teardown - iPod board

INSIDETECHNOLOGY



0

0

0 0

0

0

Types of System Analysis



- Hardware analysis:
 - Reverse-engineering at the physical circuit or board level
 - Functional analysis using test stimulus and monitoring outputs and internal signals
- Software analysis:
 - Software reverse engineering involves extraction and reconstruction of embedded code
 - Software functional analysis





System Analysis - Hardware Reverse Engineering

- Teardown device
 - Screwdrivers, etc
- Identify components
 - Datasheets, web, part number decoders
- Remove components
- Delayer boards
 - Delayering station
- Trace connections
 - ICWorks (our circuit analysis software)
- Schematic capture
 - ICWorks, Cadence



System Analysis - Hardware Functional Analysis

For example: Discover how a digital camera works in order to prove use of invention

United States Patent		Patert Nur	Patert Number: 3949706		
In mitrations	Deta				
The loss		inersions .	inte stiftetunit	13-3-478	
THAT IN THE	NUCCESS NUCCESSING	Rubbing mail	Sale of Billings	and a fee	
			Priority Date:	(B-Carl%)	
		Automatic No.			
		Dured Bear, 50	6 Torial		
		integrated dama (43	4000000000000	6,400	
icope of Fe	bent:	Tale Dravite			
Oncarita		Boolana	Inchedrap		
Out-Ormetica		Differed I	HENOE		
Ood.timp.dvd		Bullpot RAM	No Specific		
Cala Input Path		vitra			
Decision, general		while word the more			
Longer	Ment of the state require row	sperier men sene vicen addes nide progensoes, skonnarg meang herb stelling staget och o Maa Maar ha har negen nortgevet administ Konstent omline fre organizationen in målgele lati mar och solare, delesan over ha gens ad of pins			
	Manual York, Turkemon Manual Na single for the UK	No constant and the Arts	Claims / anni 1 am the PAN	-Ap a the set of	
	Portella secolarita desarra Notalla Bacchel Cannol desarita se astando Larra La argen en segue se Nany of tra atte states, dea periodosis ventre d'Extrem	Color-ded formations: minimum and a set of a seg- trices after NASCAI sectors	n. Enregelellerur gan i	ann an a	
	Count deside a solution Count deside a solution Count deside a solution Count a pign en solution Nany of the star states the petition waters of these Toxics are of its real signifi-	Color-Sect NOTimetrical international annual scalar na page taines antise NASCAL samifact in their and 2004 annual anglit ann CAM pateria mar hank	man aparan no na pa n. Energistikowi gan i n niemo dan 18%	an an agen al.	
hein	Portado Marchael Connot desarina per antando como a regen en antando como a regen en antan de Porta en en en enter antan Discu ser en en esta spática. En antando en enter a portado en antando en enter a portado en antando en enter a portado en antando en enter enter a portado en antando en enter enter enter enter enter enter enter enter enter enter	Color-ded Noticetings International Activity of Large Colors and Stiffed over cogify and CANP patients non-based and Stiffed over cogify and CANP patients non-based area	na godin to o pa na Borgabilio digan i na dana diga 18%	anaragen as. sjærne deserking	
Nation Analyzed by	Annual Sectors Strategistics of an enderstate Carrier of the strategistics of a schedule carrier of the strategistics of the the production sectors of the the Decision are of the the Sectors are of the strategistics of the strategistics of the the Sectors are of the strategistics of the strategistics of the the the Decision of the strategistics of the strategistics of the strategistics of the strategistics of the strategistics of the strategistics of the strategistics	A Alterdayi hothadinga antara ahlar KACAD asalasi an dala and 2004 ana anglih an DAB gainta nan kuali ant	mat group to a se a transition gas to a dama das 12%	anna agus an Lionnia dhuailling	
Nation Analyzed for	Annual Annual Control Control of	t Mon-Del Nothelinige internet in the Address page present inter Address page to data and 2004 ann mark ans OAR palmis mar hand ann	mat gesen ter et per e. Enrestillersingen i e.obene per 10%	an ar ugan Ja.	

Examine patent...

...disassemble camera to get a dismembered but functioning camera...

0

0

0

0

0

INSIDETECHNOLOGY



System Analysis - Hardware Functional Analysis





...connect probes between the interfaces and a logic analyzer...

...create testbench and test vectors, test, collect waveforms, study the timing...

...and document the evidence



www.chipworks.com

0

Ο

0

0

System Analysis - Software Reverse Engineering



INSIDETECHNOLOGY

Process Analysis

- Look at the structure of a chip
- Identify the chemical make-up of the structure
- Estimate the process sequence







The "Rules" of Process RE

- We see what we see!
- We can't see everything we want to see
- Sometimes we don't know what we see!
- Sample preparation isn't perfect it can create confusing artifacts
- What we see doesn't always agree with corporate marketing hype
- SEM/TEM calibrations are NIST/NPL traceable and +/- 5% accurate



Process Analysis – Sony's Clearvid IMX013 4-Mpixel CMOS Image Sensor

INSIDETECHNOLOGY

Extracted from Sony DCR-DVD505 Handycam



Process Analysis – IMX013 Pixel Array – Plan View



Process Analysis – IMX013 Pixel Array – Plan View



Process Analysis – Cross-Section of Pixel Array





Circuit RE Flow



Circuit Analysis – Package Removal

- Remove plastic packaging by placing sample in acid bath
- A variety of acids and temperatures are used depending on package type





INSIDETECHNOLOGY

Circuit Analysis – Delayering

Take cross-section SEM photo to identify layers



Samsung 8-Gb NAND Flash Memory

- Recent challenges:
 - 45nm
 - Low-K dielectrics

INSIDETECHNOLOGY

- High-K gates
- Metal gates
- Copper
- Gold
- Mixed metals
- **MEMs**
- Stacked die



Delayering

An example:



SEM cross-section of 65-nm TI baseband chip for Nokia

- Metals: AI, Cu, TiN, TaN
- Metal thickness: 0.15um to 1.4um
- Dielectrics: silicon nitride, oxynitride, oxide, SiOC, SiONC, and PSG

INSIDETECHNOLOGY

Dielectric thicknesses: 47nm to 2.6µm



Circuit Analysis – Delayering

- Chose a technique and recipe, or develop a new one
- Remove layers one by one, typically via:
 - Reactive Ion Etching (RIE)
 - Inductively Coupled Plasma (ICP)
 - Micro-polishing









www.chipworks.com



- A sample is prepared for each metal interconnect layer, polysilicon layer and substrate diffusions.
 - e.g. for 6 metal layer device, need to prepare 8 samples





Atheros AR5110 - Metal 5





Atheros AR5110 - Metal 3





Atheros AR5110 - Metal 1



Circuit RE Flow



Image Capture

 Capture high magnification images using microscope (SEM and optical), automated stage and digital camera

INSIDETECHNOLOGY

 Use software to stitch all the images together, and for interlayer registration





Image Capture

Optical vs. SEM – e.g TI OMAP1310, 0.13µm process, transistor layer

• 450nm optical light just doesn't cut it anymore



Circuit RE Flow



Annotation

The old days...



0 0 0 0

0

0

0

Annotation



- Wires are traced on the layer where they appear
- Layers are all aligned and any can be visible
- All layers can be shown at side

О С Н I Р W O R K S О О О О О www.chipworks.com

Ο

Ο

Ο

Annotation






Annotation – Polygon Feature Extraction



Raw M4 layer image



Annotation – Polygon Feature Extraction





Annotation – Polygon Feature Extraction



Fill in polygons based on heuristics (size, brightness, color, etc.)

Circuit Analysis – Polygon Feature Extraction

- Rule-based DRCs can improve accuracy
 - E.g. small breaks in wires, floating or missing contacts
- Can move to centerline wires and point contacts
- Feature extraction challenges:
 - Visibility of other layers
 - Brightness variability
 - Sample prep artifacts



INSIDETECHNOLOGY



Annotation – Ever More Automation

- Further automation is possible after the feature recognition:
 - After wires are annotated vias can often be placed automatically
 - Once a device is defined, identical instances of this device can be searched for and found using pattern matching image recognition
 - This is especially useful for digital logic



Circuit RE Flow



Schematic Readback



Auto-extracted devices placed on schematic in same relative positions as the layout

However, this arrangement of transistors or gates does not convey a great deal of information, so...





Analysis

- The analysis phase:
 - arranging the transistors and gates
 - organizing a readable, hierarchical schematic set
 - understanding the function and reason behind the design



Analysis

- Tools
 - Schematic organization can be done using the usual design schematic editors (e.g. Cadence Composer)
 - However, these tools tend to be optimized for forward design rather than reverse engineering
 - ICWorks Arranger is optimized for schematic organization from layout
 - Simple structures such as diff pairs and current mirrors can be found automatically
 - Subcircuits are easily grouped, created, and linked hierarchically
 - Subcircuit input devices can all be gathered with one keystroke
 - Identical subcircuits can be located and organized automatically



0

INSIDETECHNOLOGY

Analysis

 One instance defined manually, others matched and organized automatically



INSIDETECHNOLOGY

0

0

0

0 0

0

Analysis

Other inputs

- Public information and datasheets can help with schematic organization
- Technical papers and patents hold interesting clues
- Floorplan and layout information can be very valuable
 - For analog circuits the layout often follows a logical progression
 - For digital... not so much
- An experienced RE analyst is invaluable



Circuit RE Flow



Verification

- As with forward design, the first pass schematic is not always 100% correct
- However, in contrast to forward design, 100% correct is often not essential:
 - Clients are usually most interested in circuit structure
 - Device sizes only need to be approximate
 - Even if simulation is desired, we rarely have process models for competitive chips, and hence accurate device sizes are not critical
- Of course, device sizes can only be as accurate as measured from actual devices:
 - As measured on silicon, not mask sizes or layout database sizes
 - The process on any particular device could be anywhere between best and worst case



Verification

- Multiple techniques are available:
 - Redundant annotation
 - DRCs: floating wires and contacts, floating gates, shorted outputs...
 - Greater use of automated extraction tools
 - Our schematic editor flags errors whenever the connectivity is broken (connectivity derived from annotated images)
 - Simulation (either digital or analog)
 - Microprobing
 - And, of course, experienced analysts who can quickly see when a circuit makes sense, and when it doesn't





Circuit RE Flow



Circuit Analysis - Deliverable

Organized, readable, hierarchical schematics



 Optional Outputs: Netlists, simulated waveforms, micro-probed waveforms, block diagrams, timing diagrams, circuit equations



0 0



Chipworks ICWorks Browser

Interactive software application to view both schematics and images, and to pan, zoom, trace and bi-directionally crossprobe between the two.





www.chipworks.cor



Chipworks ICWorks Browser

Highlight and easily trace one or more circuit paths throughout the device's layers (example shown – power routing)















of=9.000e-09

model yeta pros vts=-1.25e400 co theta=7.77=-02 vma tox=9.00e-00

oj=1.300e-04

orq.\$: 25 process: weq.#: 50 process: ulatkt #1310 2 1 3

a ba

TTP6

gb=



Mixed Functional/Physical Chip Analysis

- Combine functional testing, physical extraction, and simulation to understand chip
- Result is not schematics, but specific understanding of a chip, such as a portion of a datasheet or functional specification
- Powerful method of understanding complex chips and SOCs using many RE techniques together to complement each other
- Can be useful for chips with hardware security and encryption also





Mixed Functional/Physical Chip Analysis



0

0

0

0

0

- Goal: to understand a mixed analog digital ASIC with embedded SRAM, ROM and EEPROM, and a hardware encryption algorithm running on-chip
- Interface to chip was an unknown encrypted protocol
- Many techniques need to be utilized
- Step one: Depot, delayer, image, stitch, and align.



Case Study

Annotate, Design rule checks



0 0 0 0

0

Case Study

Export to flat un-organized schematic and netlist



0 0

0

0

0



Do limited schematic organization, often to find specific functions

INSIDETECHNOLOGY

- In this case we found a 56-bit register, very interesting...
- Usually the analog logic is more fully organized than digital





- From the functioning system with the chip, collect waveforms and hence test case vectors
- Inputs to chip form test vectors, outputs can be used to check accuracy of netlist





- Run top level test cases captured from system to verify and debug the netlist
- In this case we found the netlist simulated fine, and the outputs of the netlist simulation matched the actual chip outputs up to a point
- At that point nothing matched, likely the chip started encrypting its responses
- The matching outputs up to that point indicated that our netlist was at least fairly accurate



www.chipworks.con

0

0

0

0

- We assumed encryption keys were stored on the chip in the EEPROM, and with these we thought we may be able to get vectors to match... but how to get the keys
- SRAMs can be modeled, or netlisted directly
 - They hold no non-volatile data
- Most ROMs can be read directly via physical RE methods (e.g. the M1 programmed ROM below), then modeled in the netlist





- There are many possible methods for reading on-chip EEPROMs
 - Sometimes test modes can be discovered to read these
 - Other times microprobing can help
 - Chip microsurgery using focused ion beam (FIB) is also possible









- Step 1: what modes exist:
 - In this case our circuit analysis revealed 3 modes on this chip: normal, scan, and built in self test (BIST)



- We considered using a test mode to read the EEPROM, however
 - BIST only returned a PASS or FAIL, no data
 - Scan did not run through the EEPROM data, but did allow access to most registers
- Another option: load data and control using scan, then switch to normal mode to read memory, then switch back to scan to read out memory
 - However, the only way to switch modes was to power down, erasing the state just set
- Solution: FIB microsurgery to enable switching modes while powered





- We then took a few chips and:
 - Jet-etched the package off, leaving the chip operational
 - Removed the top layer of glass
 - Cut some on-chip wires, and added others
- Through analysis of the extracted schematics of the EEPROM access circuits and digital logic, determine the state required to read the EEPROM
- Using our altered chips, load in this state through the scan path, switch to normal mode to read EEPROM, and switch back to scan to read it out.
- Success: the EEPROM was read
- Next this memory data is added to our model of the chip





- Now we could run top level test cases captured from system using our extracted keys: success, the outputs of simulation matched the captured system data
- Now we can also create new test cases if desired
- The full netlist means that all nodes in the chip are observable!



Case Study

- Results of sims can be used to understand functions
- And datasheet type information can be collected

						SLUE	TOTE-APRIL 2	00G-REVISED	JANUARY 2007
			APPI	ICATION	INFORMA	TION			
Control a	ind MODE	Registers	(CTRL/M	IODE) - I	\ddress 0	x00/0x01			
he device ighest pri s indicate ommand ey to CTF	e control re- ority comma id to the con is accepted.	pister is us nd set in ti throl registr The host	ed by the the MODE n ar. The CTI must set the	host system egister is p RL register e appropria	to reques arformed with and MODE te comman	t special o ten the hos bits 5, 4, d bit in MC	perations b it writes dat 3, 1, and 0 IDE before	y the bqJl a 0xA9, 0x are cleare sending th	NIOR. The 56, or 0xC5 d when the e command
Mode Reg	ister (MODI	E) — Addr Bit 7	ess 0x01	BIT 5	BIT 4	BIT 3	BIT 2	UIT 1	BIT 9
COMMAND	KEY = 0xA9	OPIEN	GPSTAT	WRINAC	DONE	PRST	INIT	FRST	SHIPOL
COMMAND	KEY = 0x55 KEY = 0xC5	GPIEN GPIEN	GPSTAT GPSTAT	CEO UPDC	CIO UPED/A	UPDMF	INIT	UPCES	UPCOMP
1) bg27010) only								
SPIEN	GPIEN so the GPIC register in this regis	GPIEN sets the state of the GPIO pin. A 1 configures the GPIO pin as input, while a 0 configures the GPIO pin as an open-drain output. This bit is initialized to the value of bit 7 of the PKCFG register in the EEPROM. The user should keep this bit set or cleared as desired when other bits in this renister are written.							
SPSTAT	GPSTAT sets the state of the open drain output of the GPIO pin (GPIEN = 0). A <i>i</i> turns off the open drain output, while a 0 turns the output on. This bit is set to 1 on POR. When the GPIO pin is an input (GPIEN=1), this bit returns the logic state of the GPIO pin. The user should keep this bit set or cleared as desired when other bits in this negister are written.								
WRTNAC	WRTNAC is used to transfer data from the AR registers to NAC. Other registers are updated as appropriate. This command is useful during the pack manufacture and test to initialize the gauge to match the estimated battery capacity.								
DONE	DONE is used to write NAC equal to LMD. Useful if the host uses a charge termination method that does not allow the momotor to detect the taper current. The host system could use this command when the charging is complete to force update of internal registers to a full battery condition.								
PRST	Partial reset. This command requests a reset of all RAM registers except NAC, LMD, and the CI bit in FLAGS. This command is intended for manufacturing use.								
NIT	The INIT status bit is set to 1 by the bqUUNDR if there is a full reset or if data comption is detected in the internal memory containing EEPROM coefficients. Either of these events will cause the bqUUNDR in update internal memory values, it hack, LMD, CPC (TO, CFC) or EEPROM-whatalaced coefficients need to be modified from their original values, the host should first update the values and then death the INIT Lin. The INIT bit is not cleared by the bqUUNDR.								
FRST	Full reset. This command bit requests a full reset. A full reset reinitializes all RAM registers, including the NAC, LMD, and FLAGS registers. This command is intended for manufacturing use.								
SHIP	This command bit requests that the device (bq27010 only) should be put in ship mode. See the Power Mode section for a description of the ship mode. This command is intended for manufacturing use.								
EO	This command bit requests that the external offset value is measured. Care should be taken to insure that no charge or discharge current flows during the time tills measurement it made. The external offset value is not total offset of the DSCC plus any external PCB affects. The result can be read in DGCsc. The result is a signed number with an LSB value of 1225 yV. The command takes approximately 5.5 seconds to make the measurement. This command is interded for manufacturing use. The CIO offset value may be ubstrated from the CEO offset value to determine the external board offset. This value can be programmed into PKCFG[4.2] in the EEPROM for automatic compensation of this external offset value.								
CIO	This command bit requests that the internal offset value is measured. The internal offset value is								
			Su	bmit Docume	station Feedba	ek			13
							<u> </u>		

0

0



- I have reviewed the reverse engineering of electronic systems, circuits, and component structures.
- RE of semiconductors requires state-of-the-art, leading-edge equipment.
- There are many different techniques used to understand chips.
- It is possible to extract operational and manufacturing information as well as system, circuit, and process.
- Chipworks uses all these methods to gain an understanding of how chips work.





Acknowledgement

I would like to thank Chipworks' laboratory staff and analysts, who actually do all the hard work of analyzing these complex devices. They do a great job!

