Low-Overhead Implementation of a Soft Decision Helper Data Algorithm for SRAM PUFs

Roel Maes[1], Pim Tuyls[1,2], Ingrid Verbauwhede[1]

1. COSIC, K.U.Leuven and IBBT

2. Intrinsic-ID, Eindhoven

Overview

Introduction

- Tampering attacks threaten secure key storage

- Traditional tampering countermeasures induce large overhead (cost/size/power/…)

IBM 4764
$ 8600

- Need for low-overhead physical protection of sensitive data → **PUFs**

PUF

Challenge → **Physics** → Response →

Overview

1. Introduction

2. **Key generation with SRAM PUFs**

    •   **Related Work**

    •   **Soft Decision Helper Data**

    •   **Datapath Design**

3. Toeplitz-based Universal Hashing

4. Implementation Results

5. Conclusion

Related work: The SRAM PUF

- Random manufacturing variability in ICs is a fact

- Power-up state of SRAM cells efficiently measures intrinsic device variability
  - ➢ **SRAM PUF**
    [GKST-CHES07]

- (SRAM) PUF responses are *noisy* and *non-uniform*
  - ➢ fuzzy secret

Power-up:

Challenge: memory address

Response:
0 power-up state

SRAM cell

Intra-device variation:
Same device, many measurements

Inter-device variation:
Same measurement, many devices

Related work: Helper Data Algorithms

- HDA or **Fuzzy Extractor** extracts a secure key from a fuzzy secret


- Efficient implementation possible [BGSST-CHES08]

Linear Block Codes:
Golay ○ Repetition
or
Reed-Muller ○ Repetition

LFSR-based Toeplitz
Universal Hash
[Krawczyk-Crypto94]

SRAM PUF Response Characteristics

Repeated measurement
of **the same** response

C → SRAM PUF → $R^{(0)}$

$R^{(0)}$: 1 0 0 1 0 1 1 1
$R^{(1)}$: 1 1 0 1 0 1 0 1
$R^{(2)}$: 1 1 0 1 0 1 1 1
$R^{(3)}$: 1 0 0 1 0 1 1 1
$R^{(4)}$: 1 0 1 1 0 1 1 1

Average Response
~ Bit Probability

1 .4 .2 1 0 1 .8 1

Most-likely Response (R^{ML})

1 0 0 1 0 1 1 1

Individual Bit-error Probability (P_e)

0 .4 .2 0 0 0 .2 0

- Histogram of P_e from 6592 bits estimated from 350 measurements
- ↑ = Distribution according to previous work [GKST-CHES07;BGSST-CHES08]
- ⌐ = Distribution according to our new model [MTV-ISIT09]

Soft Decision HDA

- Regular error-correcting algorithms assume fixed bit error probability for every bit

- Additional *reliability information* of every response bit is available

  - enables Soft-Decision error correction (SD)
  - improves efficiency of ECC algorithm

P_e

0	.4	.2	0	0	0	.2	0

$\mathbf{H}_\infty(R|\omega_{HD}) \leq \mathbf{H}_\infty(R|\omega_{SD}, P_e) \leq \mathbf{H}_\infty(R)$
- SD decoding reduces min-entropy loss
- Less SRAM cells needed for key extraction

$R^{(i)}$

1	1	0	1	0	1	0	1

ω

ECC
Soft Decision
Correct

ω

R^{ML}

| 1	0	0	1	0	1	1	1

Soft Decision Error Correction

- Reliability information → Log-likelihood ratio
- Soft-Decision Maximum Likelihood Decoding (SDML)
  - exponential complexity in code dimension
  - ok for repetition codes
- Generalized Multiple Concatenated decoding (GMC) of Reed-Muller Codes

P_e

| 0 | .4 | .2 | 0 | 0 | 0 | .2 | 0 |

L

| 20 | 1 | 4 | 20 | 20 | 20 | 1 | 20 |

$$\prod \longrightarrow \sum$$

SDML-decoding:
- SD-Repetition-Decode(L) = $\sum(L_i)$
- SD-Degenerate-Decode(L) = L

GMC-decoding:

$RM_{r,m}$

$RM_{r-1,m}$ $RM_{r-1,m-1}$

… … … …

- $RM_{1,m}$ = Repetition Code → SDML
- $RM_{r',r'}$ = Degenerate Code → SDML

# Soft-decision decoder: Datapath

Overview

1. Introduction
2. Key generation with SRAM PUFs
3. **Toeplitz-based Universal Hashing**
   - **Related Work**
   - **Datapath Design**
4. Implementation Results
5. Conclusion

Related Work: Toeplitz Universal Hash

- (2-)Universal Hash Family $H = \{h_i: A \to B\}_{i=1..n}$
  - $\forall\ a_1 \neq a_2 \in A$ and $r \leftarrow [1,n]$: $\mathbf{Pr}[h_r(a_1)=h_r(a_2)] \leq |B|^{-1}$
- Multiplication with random Toeplitz matrix is Universal Hash $\to$ yields efficient LFSR-based implementation [Krawczyk-Crypto94]

  - Straightforward implementation not optimized for FPGA
  - e.g. if |Message| = 64 bit and |Hash| = 128 bit then: 128-bit LFSR + 64-bit SR + 128-bit accumulator = **320 flip-flops = at least 160 FPGA slices**

Message ↓ 64

LFSR

Shift Register

1

128

128

Accumulate Register

128

Hash

Toeplitz Hash: Datapath

- Optimize for FPGA: use resource-efficient shift registers based on Look-up-tables (LUTs)

11 LUTs ◄- - - - - - - - - - - - - - - -

LFSR 176-bit

160 ... 32 16 0

Message

4 LUTs ◄- - - - - - - - - - -

Register File 16x4-bit

4

11

[10..7]   [4..1]   [3..0]

...

11 LUTs ◄- - - - - - - - - - - -

Shift Register 16-bit   ...   Shift Register 16-bit   Shift Register 16-bit

Total: **26 LUTs = at least 13 FPGA slices** for implementing (shift) registers vs 160 with flip-flops!

Hash

Overview

1. Introduction
2. Key generation with SRAM PUFs
3. Toeplitz-based Universal Hashing
4. **Implementation Results**
5. Conclusion

Implementation Results

- Implemented on Xilinx Spartan 3E-500 FPGA

- Compare with best results from [BGSST-CHES2008]

  – Setting:
    - Average response bit error probability: 15%
    - Min-entropy of response bits: 78%
    - Extract 128-bit key

  – Results:

	Proposed SD-HDA Implementation	[BGSST-CHES2008] PUF-optimized DP	[BGSST-CHES2008] HDA-optimized DP
HDA size (slices)	237	≥ 907	≥ 429
Cycles	10298	≥ 24024	≥ 29925
Performance	205µs @ 50.2MHz	159µs @ 151.5MHz	171µs @ 175.4MHz
SRAM PUF size	1536 bit	3696 bit	6160 bit
Helper Data length	13952 bit	3824 bit	6288 bit

Overview

1. Introduction
2. Key generation with SRAM PUFs
3. Toeplitz-based Universal Hashing
4. Implementation Results
5. **Conclusion**

Conclusion

- PUF-based secret key storage is very appealing, but *implementation overhead* should be small!

- Efficient Soft-Decision Decoder reduces min-entropy loss of HDA → ***smaller PUF (-58.4%)***

- Using FPGA-optimized shift registers significantly reduces implementation cost of Universal Hash → ***smaller HDA (-44.8%)***

- Increased Helper Data length and more effort during enrollment are *trade-offs*

Thank you!