Search
International Association for Cryptologic Research
What's new
Archive
Best Papers
Videos
Authors
Coauthors
By year
By conference
All Committees
Most Committees
Report errors
Maps
About
Ingrid Verbauwhede
Search web for home page
Program Committees
1
2008
CHES
pc
2
2007
CHES
pc chair
3
2006
CHES
pc
4
2005
CHES
pc
5
2003
CHES
pc
Publications
year
title
booktitle
pages
1
2012
Selecting Time Samples for Multivariate DPA Attacks
ches
155-174
2
2012
PUFKY: A Fully Functional PUF-Based Cryptographic Key Generator
ches
302-319
3
2012
PUFs: Myth, Fact or Busted? A Security Evaluation of Physically Unclonable Functions (PUFs) Cast in Silicon
ches
283-301
4
2012
Theory and Practice of a Leakage Resilient Masking Scheme
asiacrypt
758-775
5
2011
FPGA Implementation of Pairings Using Residue Number System and Lazy Reduction
ches
421-441
6
2011
spongent: A Lightweight Hash Function
ches
312-325
7
2009
Programmable and Parallel ECC Coprocessor Architecture: Tradeoffs between Area, Speed and Security
ches
289-303
8
2009
Low-Overhead Implementation of a Soft Decision Helper Data Algorithm for SRAM PUFs
ches
332-347
9
2009
Faster -Arithmetic for Cryptographic Pairings on Barreto-Naehrig Curves
ches
240-253
10
2008
Power and Fault Analysis Resistance in Hardware through Dynamic Reconfiguration
ches
346-362
11
2006
Superscalar Coprocessor for High-Speed Curve-Based Cryptography
ches
online
12
2006
An Elliptic Curve Processor Suitable For RFID-Tags
eprint
online
13
2005
Prototype IC with WDDL and Differential Routing - DPA Resistance Assessment
ches
online
14
2005
Hardware/Software Co-design for Hyperelliptic Curve Cryptography (HECC) on the 8051µP
ches
online
15
2004
A Dynamic and Differential CMOS Logic Style to Resist Power and Timing Attacks on Security IC?s
eprint
online
16
2004
Charge Recycling Sense Amplifier Based Logic: Securing Low Power Security IC?s against Differential Power Analysis
eprint
online
17
2004
Synthesis of Secure FPGA Implementations
eprint
online
18
2003
Securing Encryption Algorithms against DPA at the Logic Level: Next Generation Smart Card Technology
ches
125-136
19
2001
Architectural Optimization for a 1.82Gbits/sec VLSI Implementation of the AES Rijndael Algorithm
ches
51-64
20
1987
Security Considerations in the Design and Implementation of a new DES chip
eurocrypt
287-300
Coauthors of Ingrid Verbauwhede
Josep Balasch
Lejla Batina
Andrey Bogdanov
Ray C. C. Cheung
Sylvain DUQUESNE
Junfeng Fan
Sebastian Faust
Benedikt Gierlichs
Jorge Guajardo
Nicolas Guillermin
Xu Guo
Anthony Van Herrewege
Alireza Hodjat
Frank Hoornaert
David Hwang
Stefan Katzenbeisser
Tim Kerins
Miroslav Knezevic
Ünal Koçabas
Henry Kuo
Bo-Cheng Lai
Gregor Leander
Roel Maes
Hugo De Man
Nele Mentens
Bart Preneel
Oscar Reparaz
Vladimir Rozic
Ahmad-Reza Sadeghi
Kazuo Sakiyama
Patrick Schaumont
Kris Tiri
Deniz Toz
Pim Tuyls
Joos Vandewalle
Kerem Varici
Frederik Vercauteren
Christian Wachsmann
Shenglin Yang
Gavin Xiaoxu Yao